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ABSTRACT 
A DC Zonal Electrical Distribution System (DC ZEDS) is a strong candidate for 
the next generation surface combatant, DD-21.  In order to equip DD-21 with DC ZEDS, 
preparative research includes the design of a low-power prototype Integrated Power 
System (IPS).  This thesis examines the design and layout of one element of the IPS, a 
500V/400V, 8kW, 20kHz dc-dc converter.  The main thrust of the study is the 
documentation of product construction, design, and ancillary issues.  Since the converter 
will be integrated into a testbed, it must be rugged, transportable, flexible, and provide 
convenient interconnection and monitoring.  MATLAB and dSPACE models and circuit 
prototypes are implemented to validate subsystem designs and operation.  Unit validation 
studies are conducted to assess performance of the power-section, controls, protection, 
and interfaces. 
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EXECUTIVE SUMMARY 
 
 A 500V/400V, 8kW, 20kHz dc-dc converter has been developed in order to 
support ongoing research in Integrated Power Systems (IPS) and DC Zonal Electrical 
Distribution Systems (DC ZEDS).  The Energy Sources Analysis Consortium (ESAC), 
consisting of researchers at the Naval Postgraduate School-Monterey, Purdue University, 
the University of Missouri at Rolla, the University of Wisconsin-Milwaukee, and the U.S. 
Naval Academy, have teamed to develop new technologies and use Commercial-Off-The 
Shelf (COTS) Technologies to support the development of prototype reduced-scale 
electric power distribution and propulsion systems for the next generation surface 
combatant, DD-21.  The purpose of this thesis is to document the design and fabrication 
of one such prototype component: the Ship Service Converter Module (SSCM). 
 
 The SSCM consists of the following sub-sections/stages: input filter section, 
power section, IGBT driver board, main control stage (consisting of protection, start-up, 
buffering, Pulse-Width Modulation (PWM), and control circuitry), cooling and 
temperature control stage, power supply stage, and finally a user interface front panel.  
The main control stage contains a user select switch that provides the user with the 
following three options:  (1) multi-loop control (the internal controller and PWM 
circuitry are utilized) where an external potentiometer allows the user to program the 
desired output voltage,  (2) internal controller bypass (user inputs desired duty cycle and 
utilizes the internal PWM circuitry), and (3) internal controller and PWM circuitry 
bypass (user supplies external signal to gate the IGBT).      
 
Design initiated with the selection of components for the SSCM that would meet 
or exceed the parameters specified by ESAC (Pout = 8kW, switching frequency = 20kHz, 
Vin = 500V/16A, Rload = 20Ω-200Ω, and Vout = 400V/20A at duty cycle 0.8).  In addition 
to component selection, the electrical cabinet that houses the SSCM electronics was 
manufactured to be rugged, transportable, and provide accessible interconnections for 
both testing and monitoring.  LED indicators were placed on the front panel to warn the 
user of an SSCM fault condition (i.e. over-current time out, 21.82A, and over 
  xii 
temperature, 70°C).  Once the fault is cleared, reset pushbuttons on the front panel 
accommodate re-initiating operation.   
 
 The design equations for the dc-dc (buck) converter are well understood and were 
referenced to establish initial component design values.  In order to ensure that the power 
section inductor maintains continuous current flow throughout the admissible load range, 
changes in permeability must be considered during design.  For example, inductor 
permeability was found to change as much as 50% between full load (20Ω) and minimum 
load (200Ω).  Applying the design equations, input filter and power section inductances 
are determined to be 0.4mH (0.357mH measured) and 1mH (0.99mH measured), 
respectively.  Another example of component selection is circuit capacitance.  
Preliminary power section capacitance was determined by using the steady-state ripple 
constraint (12.5µF) and then was refined by using SIMULINK and MATLAB.  Through 
simulation, it was determined that the circuit capacitance required to achieve a fast 
transient response (bandwidth of ≈500Hz), while not introducing duty cycle chattering, 
was 500µF.  The input filter was designed to pass 360Hz and block 20kHz (switching 
frequency).  The implemented filter achieved a 3dB frequency of 450Hz. 
 
 The dc-dc converter must provide stable and dependable voltage regulation.  To 
achieve the aforementioned, a control circuit was designed.  This project utilized a multi-
loop closed-loop control, which makes use of the measured output voltage, output 
current, and inductor current to regulate the output voltage.  Voltage (Vout) and current (iL 
and iout) sensing circuits were designed to provide input to the control circuitry.  To verify 
stability (gain margin and phase margin), MATLAB code was written and Bode plots 
were generated.  Further, the control circuit was placed on a breadboard and interfaced 
with dSPACE (hardware-in-the-loop) to prove stable operations were maintained 
throughout the entire load range.  The duty cycle derived from the control circuitry is fed 
into the Pulse-Width Modulation (PWM) chip where the desired 20kHz switching 
frequency (20.4kHz measured) signal is produced to gate the IGBT.  
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 This project also focused on the development of detailed schematic layouts and 
component part lists to assist in the fabrication of additional units at a later date by other 
ESAC contributors.  PSPICE, SIMULINK, and Easytrax version 2.06 software packages 
were used to generate all schematics within this thesis.  Component lead-time was a 
major factor during construction where parts can have up to a six-month delay time.  
Each sub-circuit (i.e. control, PWM, protection circuitry) is well documented and can be 
easily reproduced.  Furthermore, the SSCM was designed with a user select switch thus 
providing the user with the option of internal or external control.  The SSCM is designed 
to provide fault detection.  Over-current time-out is provided should the inductor current 
increase beyond 21.82A while SSCM over-temperature is provided at 70°C.  Front panel 
BNC connections are provided to monitor input and output current, input and output 
voltage, and duty cycle.  Digital pictures were taken during the construction phase to 
further assist ESAC Universities in SSCM fabrication. 
 
 Detailed testing of the SSCM was performed in the lab and through simulation 
(SIMULINK and MATLAB).  The SSCM was tested throughout the entire load range 
specified by ESAC and efficiency testing was performed on the unit.  A detailed 
SIMULINK model was constructed to simulate the transient response of the dc-dc 
converter and control algorithm.  Laboratory testing revealed that SSCM operation was in 
agreement with simulated results.  The SSCM operated at 98.7% efficiency at full load 
and 96.1% at minimum load.   
  
 This research documented the design and construction of an 8kW dc-dc converter.  
The converter will be placed into a larger testbed for a small-scale Integrated Power 
System (IPS) to be assembled by ESAC.  This SSCM will be transported to Missouri in 
order to support the fabrication of additional units.  With IPS selected for DD-21, it is 
vital for research to continue in this area.  Possible areas for future research include: soft 
switching units to increase efficiency, enhanced electrical shielding to prevent switching 
noise interference, fabrication of several SSCMs at various frequencies and power levels 
to compare efficiencies, and detailed use of dSPACE as a design tool.  DC-DC converters 
  xiv 
are an integral part of any DC distribution system and the Navy must continue with 











































A. POWER DISTRIBUTION FOR NEXT GENERATION COMBATANT 
 
In recent years with the collapse of the Soviet Union, Department of Defense 
expenditures have been scaled back.  It has never been more important to develop 
systems that are cost effective, operationally flexible, and require fewer personnel.  At the 
present, ac power distribution systems are the norm on U.S. Navy ships and many 
submarines; however, with the advent of new power electronic devices, research is 
focusing on dc power distribution.  The U.S. Navy is actively investigating the 
implementation of a DC Zonal Electric Distribution System (DC ZEDS), versus a 
conventional ac radial or ac zonal distribution system, as a component of an Integrated 
Power System (IPS).  AC zonal and DC zonal both have their advantages and 
disadvantages; however, it will be shown that survivability arguments strongly support dc 
distribution for the next generation warship. 
Researchers at the U.S. Naval Postgraduate School-Monterey, Purdue University, 
the University of Missouri at Rolla, the University of Wisconsin-Milwaukee, and the U.S. 
Naval Academy have teamed to develop new technologies and use commercial-off-the 
shelf technologies (COTS) to support the development of prototype reduced-scale electric 
power distribution and propulsion systems for the next generation warship and submarine 
[1], [12].  The goal of this thesis is to document the design and fabrication of one such 
prototype component: the Ship Service Converter Module (SSCM).  
 
B. ZONAL VERSUS RADIAL DISTRIBUTION 
 
 Many of today's naval combatants employ radial distribution.  In this 
arrangement, typically three or four prime movers (gas turbine, steam turbine or diesel 
engine) drive generators that are connected to various switchboards co-located in the 
main machinery space.  From the switchboards, 450V, 60Hz, three-phase ac is distributed 
to a number of load centers.  The load centers in turn provide power to vital and nonvital 
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loads comprising ship service.  Throughout the ship, transformers step 450V down to 
115V for subsequent use at various ship service outlets.  Obvious disadvantages of the 
radial distribution architecture include: 
• suboptimal cable runs to supply alternate power to vital loads, 
• weight addition from cable runs, switch gear, and transformers, 
• a multitude of bulkhead penetrations implying that watertight integrity and  
      survivability are jeopardized. 
Zonal distribution employs a port and starboard main bus, and sections the ship 
into several electrical zones that are designed within watertight bulkheads.  This design 
has the architectural advantage of accommodating cable installation in zones as the ship 
is constructed as illustrated in Figure (1-1) [2].  One of the main busses is located above 
the waterline, while the other main bus is below the waterline.  This placement strategy 
maximizes the physical distance between busses and ensures maximum survivability 
during battle damage or collision [1]. 
 
Figure 1-1, Modular Construction  (From Ref. [2]). 




















































In DC ZEDS, the port and starboard busses connect into a zone via load centers 
(dc-dc converters).  The main bus dc voltage is stepped down within the zone and 
subsequently converted to three-phase ac or a lower level dc by additional converters 
within each zone.  Vital loads, such as combat systems and navigation, are connected to 
both port and starboard load centers via an automatic bus transfer system (ABT).  In one 
approach, if one bus were to fail, the remaining bus will supply continuous power to the 
load via an auctioneering process termed diode steering.  Several advantages of ZEDS 
include: 
• weight savings from reduced cabling as listed in Table (1-1) and Reference 
[1], 
• no radically new converter architectures are required (though converter power  
      density and reliability remain research issues), 
• improved producibilty, 
• reduced fire loading, 
• only the main bus passes through watertight boundaries, 
• modular ship fabrication, 
• convenient installation and testing of electrical cable as zones are built. 
 Figure (1-2) illustrates the comparison between radial and zonal distribution [2] and 
Table (1-1) lists estimated weight savings [3,4].  With the removal of weight as indicated 
in Table (1-1), additional fuel, weapon, and cargo space will be available and further 
freedom in the design stage is achieved.  Furthermore, in dc distribution, generator 
frequency is decoupled from the distribution requirements.  This advantage will allow the 
prime mover/generator to be operated at its most efficient speed, resulting in fuel savings 





Figure 1-2, Radial vs. Zonal Distribution (From Ref. [2]). 
 






Foundations 3.3 4.3 +1.0 
Power Cables 116.7 79.8 -36.9 
Switchgear 20.8 20.0 -0.8 
Total 140.8 104.1 -36.7 
Table 1-1. Zonal vs Conventional Architecture Weight Comparison (From Ref. [3]). 
 
C. MAJOR COMPONENTS OF DC ZEDS  
 
 The major components involved in the DC ZEDS are outlined in Reference [1] and 
illustrated in Figure (1-3).  Further component investigation is presented in later chapters.   
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Figure 1-3, Portion of a Representative DC Zonal Architecture and IPS  
 (From Ref. [2]). 
 
 From Figure (1-3), a prime mover powers an ac generator.  The generator output is 
immediately rectified by Power Conversion Module four (PCM-4), one located on each 
bus, and routed to the port and starboard busses.  Many options exist for this type of 
generator and several are listed in Reference [1]. 
 From the port and starboard bus, high-voltage dc is routed through a Ship Service 
Converter Module (SSCM) labeled PCM-1 in Figure (1-3).  Illustrated in Figure (1-4), is 
an SSCM in the form of a hard-switched dc-dc buck chopper that steps down the dc bus 
voltage and offers input buffering between the main bus and the loads within a zone.  
SSCMs must be capable of parallel operation, which will provide redundancy and satisfy 
anticipated zonal power requirements.  PCM-1 may also supply additional dc-dc 
converters to achieve dc voltage levels appropriate for loads such as combat systems.  








AC Bus AC Bus
DC Bus DC Bus
Zone 1 Zone 2













Figure 1-4, DC-DC Buck Chopper (From Ref. [1]). 
 
 The Ship Service Inverter Module (SSIM), labeled PCM-2 in Figure (1-3), supplies 
ac power.  SSIMs convert the regulated output voltage from the SSCMs to low-distortion 
three-phase ac to drive different loads within a zone.  SSIMs can be operated in parallel 
to offer redundancy and achieve power requirements within the zone. 
 The SSCMs and SSIMs are multi-functional components that implement current 
limiting, fault isolation, power conversion, regulation, and condition monitoring.  
 
D. DC ZEDS RESEARCH CONDUCTED AT NPS 
 
 The Naval Postgraduate School has been actively involved in research for the next 
generation surface combatant.  Several past theses have investigated issues relating to the 
DC Zonal Electrical Distribution System.  The following is a short description of past 
theses. A more detailed list is contained in References [4] and [5]. 
• Constant power characteristics of DC ZEDS were investigated with reduced-
order PSPICE dc-dc converter models.  From these PSPICE models, 
observations were made concerning stability and controllability [6]. 
• ACSL models of a dc-dc converter and a three-phase inverter were developed.  
Closed-loop algorithms for buck choppers were investigated, and hardware-
in-the-loop studies were conducted using a dSPACE card in order to validate 
computer models [7].   
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• The one-cycle control algorithm for a buck chopper was considered and 
implemented.  Comparisons were made between the hardware and computer 
representation [8]. 
• Design and fabrication of several buck chopper power sections were 
documented [9]. 
• A voltage-mode buck controller was designed, along with the required gating 
circuitry.  The associated analog hardware was built and documented [10]. 
• Frequency-based load sharing in current-mode controlled buck choppers was 
investigated and an ACSL model developed.  In addition, an RMS frequency 
estimation circuit was designed and constructed in order to estimate the 
current from individual converters operating in parallel [11]. 
 
E. THESIS GOALS 
 
 The purpose of this thesis research is to thoroughly document the design and 
development of a Ship Service Converter Module (SSCM) for a reduced-scale prototype 
Integrated Power System (IPS).  The Energy Sources Analysis Consortium (ESAC), 
consisting of Purdue University, the Naval Postgraduate School-Monterey, the U.S. 
Naval Academy, the University of Missouri-Rolla, and the University of Wisconsin-
Milwaukee, have teamed to develop technologies which will support the electric power 
distribution and propulsion systems for the next generation of naval ships and 
submarines.  Each institution has design responsibilities.  Motivated by the proposal 
authored by personnel at Purdue University [12], the Naval Postgraduate School has 
designed, fabricated and validated a dc-dc converter using components described in 
Chapters II through IV.  Easytrax, PSPICE, dSPACE, and MATLAB software were 
utilized throughout the design process.  The reduced-scale SSCM will be inserted into a 
larger testbed as illustrated in Figure (1-5).  The testbed is designed and configured to 
expedite the study of interconnection dynamics, stabilization algorithms, and input filter 
design.  To achieve reliable performance in the testbed, the SSCM must be rugged, 
transportable, flexible, and provide convenient interconnection and monitoring capability. 
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Figure 1-5, Proposed DC ZEDS Testbed (After Ref. [12]). 
 
The work reported in this thesis provides detailed fabrication and design 
instructions to facilitate developing additional units and incorporating any required 
design modifications.  This study directly supports ongoing research in the area of IPS for 
DD-21. 
 
F. CHAPTER OVERVIEW 
 
Chapter II covers the basic converter and testbed specifications.  Chapter III 
focuses on the main component selection process for the dc-dc converter.  Detailed steps 
for inductor design/selection are offered as well as guidelines for capacitor, Insulated 
Gate Bipolar Transistor (IGBT), and current sensor component selection.  Chapter III 
concludes with a discussion of the pulse width modulation hardware.  In Chapter IV, the 
control circuitry is investigated.  Control board design from mathematical theory to 
hardware implementation is discussed.  Additionally, the commercially-available IGBT 
driver board is explained and a test circuit is illustrated.  Finally, Chapter IV contains a 
 9 
description of the voltage and current sensing circuits.  Chapter V documents and 
illustrates the overall SSCM layout where each section is broken down by circuit function 
(i.e. protection circuitry, PWM circuitry).  Chapter VI includes a discussion of the testing 
and validation studies performed.  Chapter VII contains concluding remarks and 
recommendations for future studies.  Issues/recommendations are offered throughout the 
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 As indicated in Chapter I, the goals of this thesis are to document the design, 
fabrication, and testing of a reduced-scale SSCM.  The design must be rugged, flexible, 
transportable, and provide convenient connections for use in a larger testbed.  This 
chapter will outline the specification requirements for the project, specify the general 
equations utilized in the design of a dc-dc converter, and provide an overview of the 




 Table (2-1) lists the required specifications met in this design.  Note, throughout 
this thesis the converter output voltage will be referred to as Vc or Vout, while the voltage 
applied to the input filter will be designated by Vin or E (see Figure (2-1)). 
 
Parameter Buck Chopper 
Rated Continuous Output Power 8kW 
Switching Frequency 20kHz 
Input (maximum) Vin = E = 500VDC 
Iin = 16A 
Output (maximum) Vc = Vout = 400VDC 
Iout = 20A 
Range for Continuous Inductor Current ≥ 10% Load (RL ≤  200Ω) at D ≥  0.8 
Output Voltage Ripple ≤  1% at Full Load 





 1. Power Section  
 
 Figure (2-1) illustrates the basic elements of the selected power section for the dc-
dc converter.  From Reference [13], it can be shown that this dc-dc converter acts as a dc 
step-down (buck) transformer.   The steady-state output voltage, Vc, is directly related to 
the nominal switch duty cycle (D) and, for an ideal converter, is given by Equation (2-1). 
 
cV DE=      (2-1) 
 
To meet the input/output voltage specifications listed in Table (2-1), the nominal duty 
cycle must equal 0.8.  Furthermore, components listed in Table (2-2) were selected with 
relevant data sheets contained in Appendix A.  Analysis of each component is presented 
in detail in Chapter III. 
 







Component Manufacture/Part Number/Value 
Input Filter Inductor Arnold Cores (A-125112-2) 
0.4 mH, hand wound, 55 turns, µ = 60 
Input Filter Capacitor Components 1) Mallory (CGH102T450V3L) 
    2-500 µF, 450VDC 
2) General Electric (Z97F8258) 
    1-45µF, 600VAC 
3) 3-2W, 3Ω resistors 
Output Inductor Arnold Cores (A-158304-2) 
1.0 mH, hand wound, 57 turns, µ = 147 
Output Capacitor Mallory (CGH102T450V3L) 
500 µF, 450VDC 
Switch/Diode Semikron (SKM-100GB-124D) 
IGBT Power Module, 1200V/100A 
Table 2-2, Component Selection. 
 
 2. Input Filter 
 
 The input filter is illustrated in Figure (2-1).  The assumed input to the filter is 
from a controlled six-pulse rectifier, which has a dc component of approximately 500V 
and the dominant ripple component at 360Hz.  Pole placement for the two-pole filter was 
selected to allow 360Hz to pass while ensuring that 20kHz was blocked.  The control 
should be able to accommodate the low-frequency ripple of the rectifier.  Chapter III 
details the design process while Equation (2-2) provides the appropriate filter cutoff 
(3dB) frequency. 
 
1f filter 2 L Cfilter filterπ




 3. Critical Inductance 
 
 Several factors are involved in the selection and design of the buck converter 
power section inductance (labeled Lbuck in Figure (2-1)).  Chapter III details the process 
involved in inductor design and Appendix B contains MATLAB code used to calculate 
inductance.  Critical inductance is the minimum inductance required to maintain 
continuous conduction and is given by Equation (2-3).  In Equation (2-3), T is the 
switching period (50µsec), R is the critical load resistance (Rcrit=10Rrated), and D is the 
nominal duty cycle (0.8). 
 
crit
TRL (1 D )
2
= −      (2-3) 
 
 4. Capacitance 
 
 Capacitor selection was based on both voltage ripple and dynamic response.  To 
meet the maximum one-percent steady-state ripple tolerance, Equation (2-4) from 









    (2-4)  
 
In Equation (2-4), ∆Vc is the peak-to-peak capacitor voltage ripple, L is the actual power 
section inductance, and Vin and Vout are the nominal values.  Chapter III details the 
minimum capacitance calculations and the actual findings and values utilized. 
 
 5. Switch/Diode  
 
 As stated previously, a Semikron IGBT was selected that met the switching 
speeds and the voltage and current ratings required for this design.  Chapter III briefly 
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discusses the IGBT and Chapter IV details the design process and equations for the 
analog control board, IGBT driver board, and sensor boards.  The power section diode, 
D1 in Figure (2-1), is physically contained inside the IGBT package.  Since the diode is 
integrated in the same package, stray inductance in the circuit is minimized.  
 
C. SSCM MONITORING AND INTERCONNECTIONS  
 
 Providing the ability to monitor key circuit parameters in any system is vital to the 
user.  As illustrated in Figure (2-2), the front panel of the SSCM was designed to provide 
continuous system monitoring and testing capability.  All British Naval Connector (BNC)  
 
 
Figure 2-2, SSCM Front Panel. 
 
connections are accessible and easily replaced.  The BNC connections displayed in 
Figure (2-2) are connected via cables to easily accessible BNC connections located on 
top of the main SSCM circuit board.  Digital meters were provided to give precise 
readouts of input and output voltage.  Light Emitting Diodes (LEDs) are mounted on the 
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front panel to warn the user of a fault and to display SSCM power status.  Fault LEDs 
and associated protection circuitry are discussed in Chapter V. 
 To provide control option flexibility, the SSCM contains a user select switch 
(SW1) located on the main circuit board.  The switch is illustrated in Figure (2-3) along 
with a description of switch functional positions.  To interpret the table in Figure (2-3), 
the following is offered.  If the user desires to use the SSCM internal control and PWM 
circuitry, SW1 toggles 1 and 2 are placed in the "on" position while 3 and 4 are down or 
"off" (the down position has no label).  If the user desires to provide an external duty 
cycle to the PWM circuit and bypass the internal control circuitry, then the desired duty 
cycle is input into the front panel BNC at d(t) and SW1 toggles 2 and 3 are placed "on" 
while SW1 toggles 1 and 4 are "off".  Finally, if only an external duty cycle is desired (by 
pass both the internal controller and PWM circuit), SW1 toggle 4 is set in the "on" 
position and all other remaining toggles are "off."  The SSCM was shipped in the test 
mode, which indicates that the SSCM is utilizing the internal integral controller and 
PWM circuit (1 and 2 "on").  Figure (2-3) is for illustrative purposes only, switch 
interface and a detailed schematic are offered in Chapter V. 
 
 
Figure 2-3, User Select Switch. 
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D. SYSTEM COOLING AND PROTECTION 
 
 1. System Cooling 
 
 SSCM cooling was achieved by the use of two 115Vac/60Hz (4-5/8") Globe 
Motors fans (part# A47-B15A-15T3-000).  One fan was mounted directly onto the rear 
panel and forced air into the SSCM at approximately 100 CFM while the second fan was 
mounted directly to the heat sink to force the air across the fins of the heat sink and back 
out the rear panel of the SSCM.  Figure (2-4) illustrates fan placement on the rear panel 
while Figure (2-5) illustrates the rear and side view of the IGBT placement.  Placing the 
IGBT on the side of the heat sink allowed heat generated from the IGBT to transfer down 
the fins of the heat sink.  These fins are in the path of the fan thus allowing heat to be 
immediately removed from the enclosure. 
 
 




Figure 2-5, Heat Sink Layout. 
 
 2. Protection Circuitry 
 
 The protection circuit is discussed in detail in Chapter V.  From Figure (2-2), the 
SSCM provides indication of over-current and over-temperature by the use of two red 
LEDs.  Reset buttons are located on the front panel should the aforementioned faults 
occur.  Currently, "driver board error", caused either by an IGBT short circuit or a supply 
under-voltage condition (<≈11V), is indicated by converter lockout (driver board no 
longer gates the IGBT).  If this happens, all power must be removed from the converter 
and control power cycled off-on to reset the driver board.  A yellow LED (not connected) 
was placed in the front panel (see Figure (2-2)) if future hardware monitoring of the 







E. DC ZEDS TESTBED  
 
 As outlined in Reference [12], the objective of ESAC will be to construct a 
laboratory-scale DC ZEDS distribution system.  It is anticipated that a three-zone system 
will be constructed.  The rating for the entire system will be on the order of 15kW.  This 
system will be used to 
• Provide a testbed for research in control and automation tools developed by 
ESAC, 
• Provide a testbed for research in CAD Tools developed by ESAC, 
• Serve as a baseline for comparison to the full-scale advanced development 
system, 
• Serve as a basis for future support of the LBES (Land Base Engineering Site) 
test site (it would allow experiments and studies, which do not risk hardware, 
to be performed at lower power levels prior to testing at LBES) or to 
demonstrate new controls concepts before retrofits to LBES, 
• Serve as a resource to the academic and industrial community in general by 
providing a thoroughly documented system on which to demonstrate controls 
and CAD tools developed by other researchers. 
As stated in Reference [12], the system will be carefully documented and the 
documentation will be placed on the web so that it will also be a resource to researchers 
not directly involved in this project.  Deliverables will include the hardware 
demonstration and a web-based report with studies, which will be made available to the 
entire engineering community.   The schedule for this task is as follows: months 1-8 
encompass component construction, months 9-15 entail system integration and studies, 
months 16-18 are reserved for reporting.  The periods mentioned begin January 2001. 
As stated in Chapter I, NPS is responsible for the SSCM.  The bulleted list above 
pertains to the entire ESAC.  The chapters and appendices that follow comprehensively 






 This chapter provided an overview of the general design equations, physical 
cabinet appearance, and a brief discussion of system cooling and protection.  
Furthermore, the ESAC outline for all schools involved was restated from Reference 
[12].  Chapter III details the component selection process for the SSCM designed at NPS.
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 The purpose of this chapter is to document the design process and component 
selection for the buck converter (SSCM).  
 
B. COMPONENT SELECTION 
 
 Basic converter specifications, Table (2-1), were developed based on ESAC's 
project needs, component cost, and practicality of fabrication.  The following subsections 
provide the design details for the main inductor, output capacitor, input filter, current 
sensors, pulse-width-modulation circuitry, and IGBT. 
 
1. Power Section Inductor Design 
 
Design for the buck chopper inductor was carried out in accordance with 















Parameter Definition Units of Measure 
Bmax Maximum Flux Density Gauss 




Ae Effective Cross Sectional 
Area of Magnetic Path 
 
cm2 
N Number of Turns Dimensionless 
F Frequency Hertz 
H Magnetizing Force Oersteds 
I Peak Current Amperes 




L1000 Inductance Factor milli-Henries 
µ Permeability Henries/inch 
B Flux Density Gauss 
Ht Core Height Inches 




L Measured Inductance Henries 
Q Quality Factor Dimensionless 
ω Radian Frequency 2πf Rad/sec 
Table 3-1, Inductor Component Design. 
 
 The buck chopper inductor was sized to maintain continuous inductor current 
over a load range of 10% to 100% rated.  The most limiting condition for continuous 
inductor current occurs at minimum load.  To maintain continuous operation, the inductor 
must be wound to meet or exceed the critical inductance for the circuit.  Reference [15] 
defines critical inductance, with the result given by Equation (3-1) where T is the 
switching period, R is the resistance at minimum load, and D is the nominal switch duty 
cycle.   
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-crit
TRL (1 D )
2
=      (3-1) 
 
By design, the switching frequency was chosen to be 20kHz or T=50µsec.  As 
outlined in Reference [10], this selection of switching frequency provides the following 
advantages: 
• achieves the maximum switching frequency for hard-switched IGBTs at these  
      power levels, 
• eliminates audible switching noise of the buck chopper, 
• minimizes the required inductor size, 





∆ = , 
• maximizes the allowable closed-loop control bandwidth. 
Analyzing Equation (3-1), two of the input parameters are set, T and R.  D is determined 




= = =      (3-2) 
 
Load resistance ranges from 20Ω (100%) to 200Ω (10%).  For R=200Ω, Lcrit=1mH.  An 
inductance of 1mH was selected to satisfy the continuous current requirement while 
minimizing the inductor size. 
Following a full development in Reference [14], core sizes for the input filter (to 
be discussed in a later section) and buck chopper were determined to be 60µ and 147µ, 
respectively, as listed in Table (2-2).  The following discussion details the design process 
utilized for the power section inductor (similar steps apply for the input filter inductor 
design). 
 As indicated in Table (2-1), up to an average of 20A of current will flow through 
the main inductor.  With this in mind, Table (3-2) was referenced to determine that 12-
gauge wire would meet the current specification. 
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AWG Feet/Ohm Ohms/100ft Ampacity mm2 Meters/Ohm Ohms/100M 
10 490.2 .204 30 2.588 149.5 .669 
12 308.7 .324 20 2.053 94.1 1.06 
14 193.8 .516 15 1.628 59.1 1.69 
16 122.3 .818 10 1.291 37.3 2.68 
18 76.8 1.30 5 1.024 23.4 4.27 
Table 3-2, Copper Wire Resistance Table (After Ref. [16]). 
 
Next, based on the fact that the inductance was determined to be 1mH and I = 
20A, the calculation of the product LI2 (energy) yields 0.4 Joules.  Figure (3-1) from 
Reference [17] was consulted to determine a required core weight.  Entering Figure (3-1) 
horizontally at LI2 = 0.4, the line is intersected at a required core weight of approximately 
(≈ ) 2.6 lbs.  Returning to Reference [14], the 5.218-inch core met specifications.  
 
Figure 3-1, Core Weight (From Ref. [17]). 
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The number of turns for the inductor (N) was calculated using Equation (3-3) and 





=      (3-3) 
 
With L = 1mH and L1000 = 304mH, listed in Reference [14], N was approximately equal 
to 57 turns. 






=       (3-4) 
 
Employing the effective magnetic path dimension (33.12cm) listed in Figure (3-2), H was 
calculated to be 43.25 Oersteds.  Note, Figure (3-2) is for a 125µ inductor; however, the 
information illustrated here is the same as that for the 147µ inductor. 
 
Figure 3-2, Core Dimensions 5.218 Inch (From Ref. [14]). 
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 Continuing, Bmax was determined using Equation (3-5) from Reference [14] where 









     (3-5) 
  
Equation (3-5) is valid for sinusoidal voltages.  With a nominal duty cycle of 0.8 and 
500V input voltage, the steady-state ideal inductor voltage is as given in Figure (3-3) plot 
(A): at 100V for 80% of the switching period, at -400V for 20% of the switching period. 
 
 Figure 3-3, Illustrations of Waveforms for Equations (3-5) and (3-7).   
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From Figure (3-3) plot (A), the area above the 0V-Reference line must be equal to the 
area below the 0V-Reference.  This is a necessary condition for the circuit to be in the 
steady state.  With this in mind, the following must be true: Ep+ D = Ep-(1-D) where Ep+ is 
the positive peak (+100V) and Ep- is the negative peak (-400V).  The same can be said 
about plot (B) of Figure (3-3): the area above 0V must equal the area below 0V.  As a 






     (3-6) 
 
The left hand side of Equation (3-6) applies to plot (B) while the right hand side of 
Equation (3-6) applies to plot (A).  The first term on the left hand side of Equation (3-6) 
is the area of one-half cycle of a sine wave and the first term on the right hand side is the 
area of a rectangle, the units are in agreement and Equation (3-6) is valid.  Therefore, 
based on the anticipated quasi-rectangular voltage waveform, Equation (3-5) will take the 










=     (3-7) 
 
In Equation (3-7), f is the switching frequency in Hz and D is the nominal duty cycle.     
Substituting all values into Equation (3-7) with D = 0.8 and Epeak = 100V yields Bmax = 
657.07 Gauss.  It should be noted that the same result can be reached by setting D = 0.2 
and Epeak = 400V 
 Permeability (µ), for the core was determined using Equation (3-8) where (le) and 











=      (3-8) 
 
Substituting all values into Equation (3-8), a permeability of approximately 152 was 
determined.  The closest µ commercially available from Arnold Cores was 147µ; 
therefore, this core was utilized for this project. 
Finally, consulting Figure (3-4) with the horizontal argument of 43.25 Oersteds 
(from Equation (3-4)), the 147µ line is intersected at approximately 4700 gauss.  From 
the graph, the inductor remains within the linear range of 4700 gauss plus or minus 
657.07 gauss (determined from Equation (3-7)).  As determined from the graph in Figure 
(3-4), it is evident that the 147µ curve remains in the linear region and saturation does not 
occur.  The inductors were wound in the lab and measured using available lab equipment 
(Sencore model LC53 "Z meter" capacitor-inductor Analyzer).  The 147µ/57turn/1mH 
inductor possessed a measured inductance of 0.99mH (at zero current). 
 
 
Figure 3-4, B-H Curves (From Ref. [14]). 
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Reference [14] utilizes the CGS system.  If it is desired to use the SI system, 
Table (3-3) from Reference [14] can be entered to convert between the two systems.  
 






Gauss (CGS) Teslas (SI) 10-4 
Magnetizing Force 
(H) 
Oersteds (CGS) Amperes per Meter 
(SI) 
1000/(4π) 
Table 3-3, Conversion Table (From Ref. [14]). 
 
 To determine the change in permeability versus dc bias, Figure (3-5) is entered 
along the horizontal axis using the magnetizing force determined from Equation (3-4).  
As is illustrated for the 147µ inductor at 43.25 Oersteds, the percent change in 
permeability can be as high as ≈  50%.  Such a change can significantly affect filter 
calculations where a decrease in permeability causes the inductance to decrease that in 
turn causes the cutoff frequency of the filter to increase.  Appendix A contains the spec 





Figure 3-5, Percent Change in Permeability (From Ref. [14]). 
 
 To summarize the inductor design steps, the following is offered: 
• determine duty cycle (D) from Equation (3-2), 
• determine critical inductance (Lcrit) from Equation (3-1), 
• determine current (I), choose correct wire size from Table (3-2), 
• calculate energy required (LI2), enter graph and choose core weight from 
Figure (3-1), 
• based on weight, select core from inductor catalog specification sheets 
Reference [14], 
• calculate number of turns required (N) from Equation (3-3) and Reference 
[14], 
• calculate magnetizing force (H) based on specs from specification sheet 
Reference [14] and Equation (3-4), 
• calculate Bmax based on data from specification sheet Reference [14] and 
Equations (3-4 through 3-7), 
• calculate permeability (µ) from Equation (3-8) and Reference [14], 
• enter B-H graphs in Reference [14] and Figure (3-4) and determine if inductor 
chosen is within the linear region, 
 31 
• finally, determine percent change in permeability from Figure (3-5) and 
Reference [14]. 
Once the input filter frequency has been determined (Lfilter and Cfilter), the same 
steps listed above should be followed when deciding on a core for the input inductor. 
 
2. Output Capacitor Sizing 
 
 Capacitor selection was based on parameters from Table (2-1) with buck chopper 
output voltage ripple (∆Vc) less than 1% (4V peak-to-peak).  To determine the correct 
capacitance, a full development from Reference [13] was utilized.  From Reference [13], 





( E V )
I I DT
L
= ×      (3-9) 
 
Substituting in the appropriate values, Imax-Imin = 4A.  The change in charge (∆Q) was 
calculated using Equation (3-10) with T = 50µsec, f = 20kHz: 
 
-max min( I I )Q T
8
∆ = ×     (3-10) 
 
Substituting all values, ∆Q = 25µC.  To find the minimum output capacitance required, 












V T (1 D )
V 8LC
∆
=     (3-12) 
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Substituting all values into Equations (3-11) and (3-12) and assuming full load condition 
(L = 50% of theoretical value), C = 12.5µF, which is the minimum capacitance required.  
Note, capacitor selection is somewhat dependent on the dynamic response desired, for 
example, the requirement that there is enough energy to recover during a load transient.  
Equation (3-11) is only a steady-state requirement.   
One must simulate the power section and control law to assess the appropriateness 
of capacitance selection.  Reference [4] cited that actual capacitance required could range 
from 10 to 100 times Cmin.  A detailed buck chopper SIMULINK model was built and 
MATLAB m-files (used bessel pole locations) written to test various values of 
capacitance.  Simulation revealed a capacitance of ≈500µF was required to obtain a 
reasonable transient response.  The MATLAB script files and detailed SIMULINK model 
are contained in Appendix B.   
Figure (3-6) illustrates two simulation runs, one for C = 50µF and one for C = 
500µF.  In each case, the control law feedback gains were modified to achieve identical 
closed-loop pole locations so that appropriate comparisons can be made (pole locations S 
= -2342.06 ± j2234.30, -2959.38).  The control law assumed is documented in Chapter 
IV.  From the figure, it is apparent that C = 500µF is the more suitable choice for output 
capacitance.  Figure (3-6) illustrates a step-change from minimum load (200Ω) to 
maximum load (20Ω) then a step change back to minimum load.  For C = 50µF, the 
output voltage transient during both step changes is greater than 30V, motivating the 
choice of a larger capacitance value.  For a similar load transients with C = 500µF, the 
output voltage remains within ± 4V.  Values of capacitance much larger than 500µF 
introduce the possibility of large swings in the duty cycle during a transient, with the 
resulting rail-to-rail signal injecting spurious noise into the system.  A 500µF output 






Figure 3-6, Output Voltage and Power Section Inductor Current Plots. 
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Care must be exercised when selecting the proper capacitor.  In general, the 
specification sheet will list maximum ripple current and frequency response.  For this 
project, a capacitor with 6Arms (from spec sheet) ripple at 20kHz was selected to ensure 
components were within specification guidelines.  The capacitor spec sheet is included in 
Appendix A.   
 
 3. Input Filter Selection 
 
 The input filter, illustrated in Figure (2-1), must allow the 360Hz ripple from the 
assumed six-pulse rectifier to pass and to ensure that the switching frequency from the 
main switch is blocked.  Blocking the switching frequency ensures that the IGBT 
switching action will not be fed back to other converters supplied by the same rectifier. 
 To determine filter capacitor and inductor size, the resonant peak of the filter was 
chosen to be 450Hz.  This resonant frequency allowed 360Hz to pass and was at least one 
decade below the switching frequency of the IGBT prohibiting it from affecting the input.  
Substituting into Equation (3-13) with fo = 450Hz and C = 500µF (selected for its 





=      (3-13) 
 
Referring back to Figure (3-5), the inductor permeability could change as much as fifty- 
percent thus decreasing inductance as much as fifty percent.  Taking the aforementioned 
into account and following the same procedures listed above for the buck chopper power 
section inductor, the input filter inductor was hand wound (55 turns) for 0.4mH and 
measured 0.357mH in the lab using the same test equipment as previously mentioned.   
Concern lied in the dc bias portion of the circuit.  From specifications listed in 
Table (2-1), Pout = 8kW and Vin = E = 500Vdc.  Noting that for an ideal converter Pin = 
Pout = Vin2/R and solving for R reveals that the filter "sees" a steady-state impedance of 
31.25Ω (Note, a more detailed analysis is required to characterize the incremental small-
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signal input impedance).  With I = E/R, 16A of dc bias is going through the inductor as 
shown from the PSPICE simulation in Figure (3-7).  As in the case of the power section 
inductor, the permeability of the filter inductor will change with an increase in dc-bias.  
Entering Equation (3-4), where N = 55, I = 16A and le = 25cm, H≈44.2 Oersteds.  Next, 
entering Figure (3-5) it is seen that the permeability can change as much as≈85%, 
resulting in a worst-case fcutoff ≈968.5Hz.  The increase in the cutoff frequency is not an 
issue since the 360 Hz will pass while 20kHz is blocked.  The specification sheets are 
contained in Appendix A and Reference [14].  
Illustrated in Figure (3-7), Rf1 through Rf3 function to provide appreciable 
damping at the LC resonant frequency [13].  From [13], Rf L / C=  where L = 357µH 
and C = 500µF which results in Rf 0.84≈ Ω .  High wattage (2W) resistors were available 
in the lab; therefore, 3-3Ω resistors were placed in parallel to achieve≈1Ω of dampening 
resistance, close to the theoretical value of 0.84Ω.  Finally, the 45µF capacitor in Figure 
(3-7) provided additional damping (found experimentally).  No calculations were used to 
select the 45µF capacitor, it was available in the lab and its capacitance had a minimal 
impact on total capacitance in the input filter.      
 
Figure 3-7, Buck Converter Input Filter. 
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 Simulation was conducted on the circuit in Figure (3-7) using Multisim software 
from Electronic Workbench.  Figure (3-8) illustrates the bode plot for the ideal low-pass 
filter.  The cursor indicates that the response begins to roll off near ≈  440Hz, which was 
acceptable for this design. 
 
 
Figure 3-8, Bode Plot Input Filter. 
 
 4. Current Sensors 
 
 In Chapter IV, the analog control board and current sensing boards are discussed 
in detail and Easytrax layouts are provided in Appendix D.  The feedback control law 
utilizes measurements of the output current (io) and the power section inductor current 
(iL).  In Figure (3-9), two inputs to the control board are labeled io/5 and iL/5.  (Note, 
circuit labeling conventions are addressed in Chapter V).  These inputs are obtained from 
the CLN-50 Hall-effect current sensor from manufacturer F.W. Bell.  Appendix A 




Figure 3-9, Control Circuit Inputs. 
 
 The CLN-50 accurately measures dc and ac current and provides electrical 
isolation between the current-carrying conductor and the output of the sensor.  The 
current sensor uses the Hall effect to sense the magnetic field and output a proportional 
voltage.  The Hall effect is defined as follows: If a conductor carrying a current (I) is 
placed in a magnetic field of density (B) in a direction normal to it, then an electric field, 
and therefore a potential, is set up across the width of the conductor.  This is the Hall 
effect, the generation of an electromotive force (e.m.f.) by the movement of electrons 
through a magnetic field.  The Hall e.m.f. is picked off by tappings applied to the 
conductor edge for the measurement of current. 
 The current-carrying conductor placed through the window of the CLN-50 
produces a magnetic field that is proportional to the current.  The current through the coil 
produces an opposing field to that provided by the current through the aperture; therefore, 
flux in the core is constantly driven to zero.  The coil is connected to the output of the 
sensor and the output is a current proportional to the aperture current multiplied by the 
number of turns of the coil.  This project utilized 1000-turn coils providing 1mA of 
output current for 1A of circuit current.  The output current is converted to a voltage by 
connecting the output current through a resistor (200Ω).  The resulting voltage signal out 
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of the sensor is equal to the circuit current divided by five.  This signal is then fed to the 
control board as discussed in Chapter IV.  A different scaling can be achieved by 
adjusting the resistor value.    
 According to Reference [18], Hall-effect sensors provide an advantage over 
traditional resistive shunt and current transformer methods in that the Hall-effect can both 
measure ac and dc current and provide electrical isolation.  Hall-effect sensors also offer 
the following: 
• low cost method of measuring larger ac and dc currents, 
• high frequency range (>150kHz, not applicable to this design), 
• no magnetic hysteresis or offset, 
• fast response and excellent linearity, 
• several sensors can be connected in parallel to the same supply. 
Finally, to achieve the most accurate reading from the sensor, the wire was placed 
as close as possible to the center of the aperture.  Furthermore, to avoid interference from 
other large current-carrying conductors in the buck converter module, sensors were 
carefully located in the buck converter enclosure (location illustrated in Chapter V).   
 
 5. Pulsed Width Modulation Chip Selection (UC3637) 
 
 Figure (3-10) illustrates the Pulse Width Modulation (PWM) stage.  This circuit is 
comprised of the UC3637 chip by Unitrode.  Data sheets are included in Appendix A and 
design considerations with applicable equations are discussed in Reference [19].  The 
UC3637 is available in industrial and military grades (UC2637 and UC1637, 
respectively).   
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Figure 3-10, Block Diagram of UC3637 (From Ref. [19]). 
 
 The UC3637 implements pulse width modulation.  PWM is basically a switching 
technique where the supply voltage is applied to the load and then removed.  The on 
times and off times are controlled as precisely as possible. The main function is to 
regulate the flow of energy from a power supply to a load, under the control of an input 
signal.     
 Figure (3-10) is a block diagram of the UC3637.  Reference [19] discusses in 
detail the functional operation of each sub-block and defines all abbreviations (i.e. CP, 
CN).  The main functions discussed in Reference [19] are: 
• triangle wave generator; CP, CN, S1, SR1, 
• PWM comparators; CA, CB, 
• output control gates; NA, NB, 
• current limit; CL, SRA, SRB, 
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• error amplifier; EA, 
• shutdown comparator; CS, 
• and undervoltage lockout; UVL. 
Ratings for the device are included in Appendix A. 
 The UC3637 receives the analog duty cycle 10d(t) (0-10V), from the main control 
circuit, discussed in Chapter IV, and produces a square wave output at a frequency of 
≈20.4kHz.  Charging capacitor, C302 in Figure (3-11), generates the triangle wave.  C302 
was calculated using Equations (3-14) and (3-15). 
 
 






( V ) ( V )I
R
+ − −
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    (3-15) 
 
In the previous equations, IS is the current through R318, +VTH is the upper threshold 
voltage (10V), -VTH is the lower threshold voltage (0V), f is the frequency (20kHz 
desired), and VS is the supply voltage (± 15V).  Choosing R318 = 27kΩ, IS ≈  0.0009mA.  
Solving Equation (3-15), through iterative process, C302 was ≈2200pF, which yielded a 
frequency of ≈  20.4kHz.  From the PWM stage, the driver pulse (see Figure 3-11) is sent 
via pin four of the UC3637 to the IGBT driver board discussed in Chapter IV.  It should 
be noted that the threshold voltages were user selected to meet the 0-10V output 
capability of a standard D/A chip. 
 
 6. IGBT Selection 
  
 Selection of the proper IGBT was based on the specifications listed in Table (2-1) 
and the lead-time specified by the manufacturer.  To meet specs and project deadline, 
Semikron SKM100GB124D IGBT was selected.  The device is rated for 1200V/100A at 
20kHz, well within design requirements.  The IGBT already includes a fast recovery 
diode as part of the module; therefore, an external fast recovery diode is not required.  




 This chapter focused on the process of selecting major components for the 
prototype SSCM.  Appendix C contains the parts list used in the design along with 
expected lead times and price information as of April 2001 (for major components only).  
With the major components introduced, the design of the main control circuit, sensor 
boards, and the IGBT driver board are detailed next.  The equations implemented by the 
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control board and the operations of the commercially-available IGBT driver board are 
documented in Chapter IV. 
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IV. CONTROL BOARD AND SUPPORTING CIRCUITS DESIGN 
 
A. FEEDBACK CONTROL OF THE BUCK CHOPPER 
 
  The purpose the buck chopper feedback control is to establish suitable voltage 
regulation.  For testing the converter, the converter output must remain nearly constant 
under changing load and input conditions.  Switching functions must adjust to maintain 
nearly precise operation, and adjustment must be performed whenever the converter 
operates.  As addressed in Reference [20], practical power converters do not provide 
adequate open-loop regulation.  Most open-loop controlled converters produce an output 
dependent on the input, and do not provide inherent line regulation.  At low power, the 
effects of equivalent series resistance (ESR), voltage drops across semiconductor 
switches, and even wire resistance make operation load dependent.  To account for these 
effects, the duty ratio of a dc-dc converter must be altered and made a function of the 
output. 
 A system is said to be asymptotically stable if it returns to the original operating 
conditions after being altered or disturbed.  In general, control can be achieved via open-
loop or closed-loop techniques.  With open-loop control, the duty cycle is set without 
information about the system state and no corrective action can take place if a disturbance 
occurs.  With this in mind, it is apparent that closing the loop is vital if proper regulation 
and stability are to be maintained in the dc-dc converter.  Stability is required for small, 
fast disturbances such as noise, for large disturbances such as startup or loss of load, and 
for periodic disturbances such as input ripple.  As stated in Chapter II, the dc-dc 
converter control must be robust; hence, the control circuitry must be robust. 
 Closed-loop or negative feedback control makes a measurement of the output and 
compares this signal to the desired signal.  An error signal is developed and the control 
input is altered to account for this error.   Closed-loop control can offer undesirable 
results as well.  The error signal is intended to be zero; however, if zero error is 
developed there will be no error signal to drive the control parameter.  As will be seen in 
a later section, to alleviate this problem, integral control was utilized since the integrator 
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produces nonzero output even when the input is zero.  It should be mentioned that care 
must be exercised when choosing gains or the integral control could result in instability.  
The purpose of this chapter is to develop the control equations and explain the control 
circuitry utilized in the design. 
 
B. ANALOG CONTROL BOARD 
 
 1. Main Control Stage Circuit Equations  
 
 Control for the buck chopper was accomplished utilizing the analog control 
algorithm adapted from Reference [21] and described in Equation (4-1).  Appropriate 
Bessel pole locations are selected and feedback gains derived using MATLAB code 
documented in Appendix B.  The main control circuitry, illustrated in Figure (4-1), 
implements the algorithm given in Equation (4-1).   
 
( ) ( ) ( )v out out Lref n ref i outd( t ) h v v h v v dt h i i= − − − − − −∫   (4-1) 
 
 
Figure 4-1, Main Control Stage (After Ref. [10]). 
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Equation (4-1) states that the duty cycle perturbations are a function of the output 
voltage, the inductor current, and the output current.  With the control loop speed slower 
than the switching frequency (20kHz), one may view the switching frequency harmonics 
as being filtered out and that the duty cycle is a function of the averaged values of the 
circuit variables.  From Equation (4-1), d(t) is the duty cycle, hv is the proportional 
voltage gain, hn is the integral voltage gain, and hi is the proportional capacitor current 
gain.  The term hi(iL-iout) essentially implements the feedback of the derivative of the 
output voltage. By selecting the proper feedback gains hi, hn, and hv, the desired closed-
loop response can be obtained. 
 As illustrated in Figure (4-1) and included in Equation (4-1), both current and 
voltage feedback were utilized.  Without current feedback, the transient response of the 
converter is slow, since changes in the duty cycle would only take place with a 
perturbation in the output voltage (Vout).  Thus, rapid output current changes (step 
changes for instance) introduce near-instantaneous modifications to the switch duty 
cycle. 
  Before pole placement was resolved, a closed-loop transfer function for the buck 
chopper and control was determined.  The closed-loop system is illustrated in Figure (4-
2).  The upper right hand block was derived for the buck chopper (the plant) in 
References [10] and [13]. 
 
 
Figure 4-2, Buck Converter Closed-Loop System. 
 
 46 
Solving the closed-loop transfer function resulted in Equation (4-2) where E, L, C, and R 
are known constants listed in Chapters II and III. 
 
v nout
3 2ref vi n
E ( h s h )v LC
1 E 1 E Ev s h s h s h
RC L LC LC LC
+
=    + + × + + × + ×      
  (4-2) 
 
 By writing the nodal equations applicable to Figure (4-1), labeled Pt A, Pt B, Pt 
C, and 10d(t), equations for the unknown gains (hv, hn, hi) can be obtained.  Referring to 
points A, B, C, and d(t) in Figure (4-1), Equations (4-3) through (4-9) follow.  At point A 
(note, circuit labeling conventions are addressed in Chapter V): 
 
108 o 110G 108 L
109 110 110G 109
R i R R iA 1
R 5 R R R 5
 
−  
= + + ×   +       (4-3) 
 
Arbitrarily choosing the same resistor values for U1A and U1B and realizing from Figure 
(1-4) that capacitor current is oC Li i i= − , Equation (4-3) simplifies to Equation (4-4). 
 
C
1A ( i )
5
=      (4-4) 
 





R 100 R 100
 − 
−  
= − ×              (4-5) 
 
Substituting the designated resistor values for these op-amps results in Equation (4-6). 
 
o ref
1B (V V )
100
= − −     (4-6) 
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1C V V dt
100 C R
= −
× ∫     (4-7) 
 
Zener diodes, D106 and D107, connected to U1C prevent integrator windup.  These diodes 
function to clamp the integrator and prevent an unlimited buildup of voltage (zener 
breakdown voltage is 6.2V). 
Finally, writing the equation at 10d(t) yields Equation (4-8) and after some 
algebraic manipulation, Equation (4-9) results. 
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   
+ −   
+   
∫
          (4-9) 
 
Revisiting Equation (4-1), it is apparent from Equation (4-9), after dividing 
through by ten, that the coefficient of capacitor current (iC) is hi, the coefficient for the 
integral term is hn, and the coefficient for the voltage error (Vo-Vref) is hv resulting in 



















112 112G 113B 113C
R R1h 1
1000 R R R // R
  
= +    +           (4-12) 
 
From Equations (4-10) through (4-12), it is apparent that once the gains are resolved 
resistor values for U1C and U1D in Figure (4-1) can be determined. 
 
2. Pole Placement and Gain Selection 
 
There are uncountable alternatives for pole-placement design.  In general, the 
design should produce poles with roughly equal (and high) magnitudes, spread along an 
arc in the left-half complex (s) plane.  Imaginary parts should not be larger than real parts 
for any pole [20].   
To minimize the control gains a Bessel function polynomial approximation was 
utilized [22].  The pole locations are listed in Table (4-1), and the multiplication factor, 
(ω), is 2π500.  To prevent unwanted controller actions, ω must be sized at least one 
decade below the radian switching frequency (2π*20kHz).  In general, the selection of ω 
should not require excessive duty cycle control effort, which introduces unwanted noise 
in the controller [21]. 
 
Pole Location 
S1 -0.7455ω + j0.7112ω 
S2 -0.7455ω - j0.7112ω 
S3 -0.9420ω 
Table 4-1, Bessel Pole Locations. 
 
Expanding the pole locations from Table (4-1) into a third-order polynomial 
yields Equation (4-13), which further simplifies to Equation (4-14). 
 
( S 0.7455 j0.7112 )( S 0.7455 j0.7112 )( S 0.9420 )ω ω ω ω ω+ − + + +      (4-13) 
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3 2 7 10S 7643.5S 2.43 10 S 3.10 10+ + × + ×              (4-14) 
 
 Next, the (S) coefficients from the denominator of Equation (4-2) and the (S) 
coefficients from Equation (4-14) were equated resulting in the gains listed in Table (4-
2).  These gains were determined using E = 500V, L = 1mH, C = 500µF, and R = 200Ω. 
 
Closed-Loop Pole Locations S = -2342.06 ± j2234.30, -2959.38 
Proportional Voltage Gain hv =0 .017 
Proportional Current Gain hi = 0.015 
Integral Voltage Gain hn = 23.40 
Table 4-2, Buck Converter Closed-Loop Poles and Gains. 
 
Substituting the gains listed in Table (4-2) into Equations (4-10) through (4-12) allows 
calculation of the remaining resistor values for Figure (4-1).  It should be noted that the 
following was assumed when carrying out the calculations for the final resistor values: 
• U1A and U1B were assumed unity gain,  
• R113B, C107, R112G, R106 in Figure (4-1) were arbitrarily chosen. 
The derivation just described was for 100% loading.  To ensure the system 
maintains stable operation, pole locations must be reassessed throughout the entire load 
range.  Although many combinations of resistors could have achieved the desired results, 
this project kept resistor values between 2kΩ and 200kΩ.  The resistor values were kept 
above 2kΩ to ensure that op-amp current limit was not exceeded while values were kept 
below 200kΩ to minimize noise from Electro-Magnetic Interference (EMI) and prevent 
interaction with op-amp input impedance.  Appendix B contains the MATLAB code 
utilized to solve for the unknown gains and remaining resistor values. 
 
3. Main Control Stage Stability 
 
 To pictorially verify the stability of the control system, the rise time, settling time, 
steady-state error, and the overshoot were investigated.  Reference [23] defines the 
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preceding terms.  Rise time is the time required for the step response to rise from 10% to 
90% of its final value.  Settling time is the time required for the system output to settle 
within a certain percentage of the nominal output.  Steady-state error is the error when the 
time period is large and the transient response has decayed, leaving the continuous 
response.  Finally, overshoot characterizes the amount the output swings past the steady-
state output for a given step input.   
The stability of the control system was verified using MATLAB.  The open-loop 
frequency response was first investigated followed by the closed-loop response.   
Open-loop response for Rload equal to 20Ω is illustrated at the top of Figure (4-3) 






Figure 4-3, Open-Loop Frequency Response for 100% and 10% Load. 
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The crossover frequency in Figure (4-3) is the frequency at which open-loop gain 
is 0dB.  Phase margin (PM) is 180° minus the phase of the transfer function at the 
crossover frequency (PM≈48° in Figure (4-3)).  The gain margin (GM) is the inverse of 
the open-loop gain magnitude at the frequency where the phase is 180° (GM ≥  95dB in 
Figure (4-3)).  As illustrated in Figure (4-3) with both PM > 0 and GM > 0, the system is 
stable. 
Next, the closed-loop step response (for a change in Vref) and Bode plots for Rload 
equal to 20Ω (100% load) are illustrated in Figure (4-4).  The top plot is the step response 
showing the rise time, settling time, peak response, and the time to reach steady state.  
MATLAB contains a graphical function that will allow all these points to automatically 








Figure 4-4, Step Response and Closed-Loop Frequency Response 100% Load. 
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The step response and bode plots for Rload equal to 200Ω (10% load) are 
illustrated in Figure (4-5).     
 
 
(Note, time scale in figure is multiplied by 310− ) 
 
Figure 4-5, Step Response and Closed-Loop Frequency Response 10% Load. 
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As can be determined from Figures (4-4 and 4-5), the control loop system is 
stable throughout the entire load range.  LF347 Texas Instrument quad operational 
amplifier was utilized to realize the control loop circuitry illustrated in Figure (4-1).  Data 
sheets for this particular chip are contained in Appendix A.  The output of the control 
stage 10d(t) is fed to the UC3637 PWM chip as indicated in Figures (3-9 and 3-11). 
 
C. IGBT DRIVER BOARD SELECTION 
 
The IGBT Driver Board is fully described and illustrated in Appendix A.  A 
Semikron SKHI 10/17 High Power Single IGBT Driver meets specification requirements 
listed in Table (2-1) and was selected for this design.  This driver is capable of switching 
up to a 400A IGBT module at 20kHz, which meets or exceeds design requirements   
The driver includes a user input voltage level selector (+15V or +5V).  For this 
design +15V was selected because all control circuitry utilized ± 15V; however, the card 
is capable of TTL input operation.  As outlined in Appendix A, the +5V logic can be 
realized by bridging the pads marked "J1" together.  For long input cabling, greater than 
50cm, +15V is recommended due to EMI considerations. 
A simple test circuit was set up in the lab to test the driver prior to full circuit 
interface.  Figure (4-6) illustrates the required connections and Appendix A contains the 
detailed testing procedure. 
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Figure 4-6, IGBT Driver Board Test Circuit. 
 
Waveforms were monitored on two oscilloscope channels.  Channel two was set 
up across the power resistor to monitor the performance of the IGBT, while channel one 
monitored the function generator and was set up between pin 2 and pin 11 of the IGBT 
driver board input connector.  All other performance checks were followed as outlined in 
Appendix A. 
In Figure (4-6), the IGBT driver board receives its input on pin two of the input 
connector (14-pin connector).  In Figure (4-6), the function generator is feeding pin 2 for 
test purposes only.  In actual circuit interface, pin 2 receives its input from the PWM chip 
pin 4, which is labeled Aout in Figure (3-10).  The output of the IGBT driver board is pin 
3 of the 5-pin output connector.  This signal is directly fed to the gate of the IGBT at pin 
7. 
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D. CURRENT AND VOLTAGE SENSOR CIRCUITS 
 
 To obtain the required inputs to the control circuit in Figure (4-1), current and 
voltage measurements had to be obtained from the power section of the SSCM. 
 
 1. Current Sensor Circuit 
 
 To obtain the io/5 and iL/5 inputs to the control card, the circuit in Figure (4-7) 
was utilized (note, detailed schematics are included in Chapter V). 
 
 
Figure 4-7, Current Sensor Circuit. 
 
The theory of the CL50 Hall-effect sensor was described in Chapter III.  From 
Figure (4-7), the CL50 requires a ± 15V supply (discussed in Chapter V).  Chapter III 
stated that the CL50 divides whatever current flows through the device by 1000.  With 
this in mind, average full-load current anticipated to be produced by the CL50 would be 
20A 0.02A
1000
= .  Next, given a 200Ω resistor, a 4V signal (io/5 and iL/5) is achieved.  The 
maximum output voltage of the sensor is 8V corresponding to a peak converter current of 
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40A.  This leaves sufficient headroom for dynamic current measurements during 
transients. 
 
2. Voltage Sensor Circuit 
 
To obtain the required voltage inputs to the control circuit in Figure (4-1), voltage 
measurements also had to be readily available from the power section of the SSCM.  
Figure (4-8) illustrates where the measurements were obtained. 
 
 
Figure 4-8, Voltage Sensor Circuit. 
 
As shown in Figure (4-8), Vin (E) and Vout are taken from the input filter section and 
power section, respectively.  Both signals are immediately sent through voltage divider 
networks consisting of 270kΩ and 2.7kΩ resistors.  The zener diodes (DA101 and 
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DA201) prevent excessive voltages from entering the main control board.  Equation (4-
16) provides an example of the output to A1 (AD215 located on the main circuit board).  








   (4-16) 
 
This simple circuit takes the high voltage from the power section and provides a much 
lower voltage to be used in the control circuitry of Figure (4-1).  Circuit interface will be 




 This chapter focused on the development of the control circuit for the SSCM.  
Also introduced were the sensor circuits that provide the required inputs for the control 
circuit, Figure (4-1).  Stability verification was obtained using MATLAB, and proof of 
stability was illustrated via Bode plots.  In Chapter V, circuit-labeling schemes are 
presented.  Furthermore, detailed explanations of the protection circuitry, power supply 
and buffer stage are discussed.  Also presented in the next chapter are the detailed 
schematics of all the sub-circuits.  Placement of all schematics in Chapter V will allow 
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 The purpose of this chapter is to unify the concepts introduced in Chapters II-IV.  
Schematics of the final product are illustrated and a functional description of each circuit 
and how they interconnect is presented.  Circuit/schematic labeling is explained and 
problems (if encountered) in the assembly of the dc-dc converter are addressed.  
Appendix C contains a component parts list of each major sub-assembly discussed.  The 
purpose of the parts list is to provide a ready reference to assist in the construction of 
additional units in the future. 
 
B. CIRCUIT BOARD BACKGROUND 
 
 1. Board Cutting 
 
 Circuit board development was accomplished using Protel Easytrax software, 
version 2.06.  Easytrax allowed layout and component interconnection on two layers 
(front and back).  The software and necessary hardware were available at the Naval 
Postgraduate School.  ET3 Yenko, lab assistant, manufactured all printed circuit boards 
for the SSCM.   
 All circuit boards were cut so that there were two separate ground planes: one 
isolated ground section for high voltage and a control card ground plane.  Thermal pads 
were added at all connection points on the ground planes for ease of soldering.  A thermal 
pad is a star cut around a hole in the copper made to reduce heat flow during soldering.  
Due to physical cabinet size limitations and desired circuit board location, the board was 
designed to ensure that all components would fit on a 10.75-inch by 6-inch board.  This 
proved to be challenging since one goal was to limit the amount of "vias" on the board.  
A "via" is simply a jumper through which a signal on one side of the board is made 
available on the other side of the board.  Trace widths were chosen based on perceived 
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current flow; thus power supply traces are significantly wider than signal traces.  
Connectors were placed strategically near the board edge to ensure ease of user access.  
Additionally, enough real estate was made available to accommodate heat sinks for the 
linear voltage regulators, LM 7815 and LM 7915.     
 Once a printed circuit board was developed, a netlist was compiled.  The netlist 
associates integrated circuits with resistors, capacitors, and diodes allowing connections 
to be verified.  Netlists and component lists are provided in Appendix D.  Once a printed 
circuit board was completed, a Gerber file was generated.  The purpose of the Gerber file 
is to direct the milling machine to drill at the required locations for component placement 
on the circuit board.  Circuit layout printouts from Easytrax are provided in Appendix D. 
 
 2. Circuit and Schematic Labeling Schemes     
 
 To ensure ease in locating components and to understand their function in the 
circuit, a labeling system was developed.  The first symbol represents the physical 
component, for example: 
• C: capacitor, 
• A: AD215 voltage isolators (A1-A2), 
• D: diode, 
• R: resistor, 
• S: switch (S1), 
• U: IC chip (U1-U9), 
• J: connector or BNC connection (J1-J10), 
• Q: transistor (Q1-Q3). 
The second digit represents what IC the component is associated with, for example: 
• R3: resistor associated with IC #3, 
• C1: capacitor associated with IC #1. 
The third and fourth digit tell what pin number the component is connected to, for 
example: 
• R109: resistor associated with IC #1 pin 9, 
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• C210: capacitor associated with IC #2 pin 10. 
If multiple components of the same type are connected to the same pin of an IC, a letter 
suffix is added.  For example, R102A, R102B, and R102C are three separate resistors 
connected to IC #1 pin 2.  
Other suffixes used are listed below: 
• G: ground,  
• Q: transistor, 
• H: VCC high, 
• L:  VCC low, 
• Z: identifies a jumper. 
A few final examples of circuit labeling are offered: 
• R603H: resistor associated with U6 pin 3 and VCC high, 
• J9VS: connector J9 from voltage sensors, 
• J1CS: connector J1 from current sensors, 
• J2FP: connector J2 from front panel. 
 
C. CIRCUIT DIAGRAMS AND DESCRIPTIONS 
 
 This section documents the hardware implementation of the buck converter as 
well as the associated sensor and control circuits, and driver board.  Each subsection is 
organized so that it contains a detailed schematic and description of the circuit.  If further 
detail is desired, Appendix D contains the Easytrax schematics and the netlists. 
 
 1. SSCM Buck Converter Topology 
 
 Figures  (5-1) and (5-2) illustrate the layout for the buck converter input filter, 
power section, and circuit feeds to the voltage and current sensing circuits.  Components 
for the input filter and power section were discussed in Chapter III.  The following 




Figure 5-1, Buck Converter Voltage Sensing. 
 
• 500VDC input power source is applied to the range plug located on the rear 
panel of the SSCM.  This is depicted as the block containing (E = 500V) in 
the schematic above. 
• In Figure (5-1), sensed voltages from the voltage divider networks are sent via 
twisted pair to J9VS (located on the main circuit board).  Through this voltage 
divider network, Vin/100 and Vout/100, via a buffering circuit, are made 
available to the control circuitry. 
• As illustrated in Figure (5-2), sensed currents are sent to the main control 
board via Hall-effect sensors located underneath and aft of the main circuit 
board.  A 200Ω resistor (located on the Hall-effect sensor board) provides the 
necessary scaling factor to achieve IL/5 and Iout/5, which are then made 
available to the control circuitry via the buffering circuitry.  Scaled currents 
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Figure 5-2, Buck Converter Current Sensing. 
 
• The control circuitry processes the voltages and currents according to the 
developed control algorithm outlined in Chapter IV. 
• The generated driver signal from the control board is sent to the PWM 
circuitry.  The PWM signal is sent to the IGBT driver board to gate the IGBT. 





 2. Sensor Boards 
 
 Pictured in Figures (5-3) and (5-4), the sensor circuits/boards provide isolation 
between the buck chopper power section and the control board.  Sensed voltages from the 
voltage divider network on the buck converter are sent via twisted pair wires to the input 
of the wideband AD215 isolation units.  Configured as unity gain buffers, the AD215s 
output the sensed voltages and send them to the buffer stage located on the main circuit 
board. 
 Current sensing is achieved by the use of the CL50 mounted on its own circuit 
board underneath the main circuit board (Figure (5-4)).  Instantaneous currents 
proportional to (isensed/1000) are output by the Hall sensors.  These currents are 
immediately converted to proportional voltages by 200Ω resistors located on the current 
sensing board next to the CL50.  The signals obtained, (isensed/5), are sent to J1CS pins 
four and five via ribbon cable. 
 
 
Figure 5-3, Voltage-Sensing Circuit.
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Figure 5-4, Current-Sensing Circuit. 
 
 3. Main Circuit Board 
 
 The main circuit board can be broken down into five subsections: 
• Power supply stage, 
• Buffer stage, 
• Main control stage, 
• Pulse width modulation stage, 
• Protection circuitry stage. 






  a. Power Supply Stage 
 
  Illustrated in Figure (5-5), the power supply receives ≈117VAC, 60Hz 
receptacle power through a 36Vct/1A step-down transformer.  The thirty-six volt 
transformer output enters the main circuit board through J10AC where the voltage is 
rectified to produce ( )±  28.2VDC (measured).  The voltage is then sent into voltage 
regulators U8P (+15V) and U9N (-15V). 
 
 
Figure 5-5, Main Circuit Board Power Supply. 
 
From the voltage regulators, ( )± 15VDC is distributed via busses located on the main 
circuit board.  This voltage is used to power all of the integrated circuits on the main 
circuit board.  Actual output values were:  
• U8P pin three positive voltage = 15.19VDC, 
• U9N pin three negative voltage = 15.20 VDC. 
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  b. Buffer Stage 
 
  As stated previously, the scaled currents and voltages enter the main 
circuit board through J1CS and J9VS, respectively.  From J1CS and J9VS (and then 
through the AD215s), the inputs are buffered utilizing a LM324 quad op-amp (labeled 
U2) as illustrated in Figure (5-6).  Each buffer stage input contains an RC lowpass filter 
designed to remove high-frequency components from the measured voltages and 
currents.  Using Equation (5-1), the cutoff frequency for each filter is set at 20.095kHz 
(near the switching frequency of the IGBT).  The frequency was initially set at 1.8kHz; 
however, during testing it was found not to be required since the input to the PWM chip 





=       (5-1) 
 
 
Figure 5-6, Buffer Stage. 
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  c. Main Control Stage 
 
  The main control stage is where Equation (4-1) is implemented.  The 
output of this stage is the duty cycle, d(t), scaled by a factor of ten.  The main control 
stage was described in detail in Chapter IV and is illustrated in Figure (5-7).  In addition 
to the buffer stage inputs, the signal representing the desired output voltage,  -Vref/100, is 
fed into the main control stage from the protection and startup circuitry stage.  
 
 
Figure 5-7, Main Control Stage. 
 
   The control algorithm is performed using an LF347 quad op-amp.  The 
first three op-amps in the package form the proportional voltage (U1B), integral voltage 
(U1C), and current response terms (U1A).  Note that a limited integrator has been used to 
generate the integral voltage term.  This configuration prevents integrator windup as 
previously defined in Chapter IV.  Without the limiting zener diodes in place, C107 is free 
to charge up during extended transients to values well outside the range in which its 
voltage affects duty cycle.  As a result, the voltage on C107 locks out the remaining terms 
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in the duty cycle control algorithm.  This lockout persists until C107 comes back within its 
operating range.  The final op-amp, U1D, is used to scale and sum the outputs of the first 
three op-amps.  The output of the main control stage feeds the user select switch, SW1 
(eight position dip switch), located on top of the main circuit board.  When this switch is 
positioned with one and two in the "on" position, the signal is fed to the pulse width 
modulation stage.  In Figure (5-8), the user select switch is illustrated.  The schematic 
details all SW1 switch positions.  The closed position in the schematic is equivalent to 
"on" in the table.  The user select switch allows the operator to either utilize the controller 
inside the SSCM or to simply use an externally generated duty cycle.  In the latter case, 
SW1-2,3 (switch 1, position 2 and 3 "on") would be placed in the "on" position and the 
BNC labeled J4DR would be interfaced with the desired external duty cycle signal. 
 
 
Figure 5-8, User Select Switch. 
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  d. Pulse Width Modulation Stage 
 
  Illustrated in Figure (5-9) is the pulse width modulation (PWM) stage.  
The PWM stage is comprised of the UC3637 chip.  When the user select switch is 
positioned so that one and two are in the "on" position, the duty cycle from the main 
control stage is received.  The function of this stage is to produce a 20 kHz PWM signal 
(0-15V) to feed the IGBT driver board that in turn gates the IGBT as per the 
specifications dictated by ESAC.  Frequency was determined by calculating the required 
values of R318 and C302 as described in the UC3637 data sheets.  Chapter III detailed the 
process.  The actual measured frequency is 20.38kHz. 
  R311 and C311 were selected to provide approximately one-decade 
frequency separation between the input signal and the IGBT switching frequency (fcutoff = 
1.88kHz).  D311 functioned to limit the input to ten volts.  The duty cycle represents a 
signal between zero and 100 percent or equivalently zero to ten volts.  For example, eight 
volts equals 80 percent duty cycle.  D311 therefore functions to maintain the duty cycle 
below 100% (≈95%).  This wanted limitation avoids the possibility of a narrow pulse 
near 100% duty cycle, which in turn prevents the IGBT from turning on.  R313 and C313 
are part of the protection circuitry and will be described in the next section.  D301 sets the 
upper threshold voltage at 10V as described in Chapter III (Equations (3-14) and (3-15)).  




Figure 5-9, Pulse Width Modulation Stage. 
 
  e. Protection Circuitry Stage 
 
  The analog controller provides the buck chopper with two forms of 
protection.  The first is the pulse-by-pulse current limiting feature of the UC3637 chip.  
This simple circuit protects the Semikron IGBT from exceeding its 100A current rating.   
Referring to Figure (5-9), pins 12 and 13 comprise this circuit.  The voltage signal from 
the current sensor board, iL/5, is applied to pin 12.  If a fault occurs at the output of the 
dc-dc converter, iL/5 will increase.  The voltage at pin 13 is fixed by the voltage divider 
network consisting of the piggyback resistors R313 and R313G and the +15.19V (measured) 
power supply.  If its peak exceeds the voltage divider network, which is set at 7.8V (8V 
due to a 200mV built-in IC offset, see spec sheet in Appendix (A)), the IGBT driver 
signal coming from U3 pin four will go low.  The PWM chip will evaluate the current at 
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the switching frequency.  The IGBT will remain open until the peak inductor current falls 
below this overload threshold value. 
  The second protection circuit is over-current time-out.  Part of this circuit 
is illustrated in Figure (5-10); the circuit in its entirety is shown in Figure (5-11).  This 
circuit protects components from thermal damage when the output current exceeds 
≈100% rated (20A) and is set to time-out in 300msec at ≈125% rated current (25A).  A 
description of the circuit operation and design is presented next.   
 
 
Figure 5-10, Over-Current Time-Out Timing Circuit. 
 
  D317 prevents the integrator from operating until o





the actual negative supply voltage of -15.2V) or (io > 20.52A).  Thus R316A and R316B 
establish the set point for the beginning of integrator operation.  Once io exceeds 20.52A 
(found to be 21.82A experimentally), C317 begins to charge linearly based on a constant 
overload current. 
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  The comparator circuit consisting of U7, R704, and R702 establishes the trip 
voltage of the integrator at -10.133V (using the actual negative supply voltage of -15.2V).  
If a constant 125% overload current is assumed, then the time to trip the circuit may be 





 where C = 1µF, ∆V = 10.133V, and I = 
(25A-20.52A)/(5*27kΩ) = 331.185µA (using Io = 25A), ∆t = 305msec.  Note, this can be 
placed in one equation and solved using Equation (5-2) where Vout refers to the output of 
U3. 
 




316 B 317 316 A 317
1 1V i / 5 15.2V dt v t 0
R C R C
 
= − + − + =  ∫  (5-2)  
 
Choosing to solve for the time, all values from Figure (5-10) are directly substituted into 
Equation (5-2) and the expression is integrated from 0 to t.  The initial value of vout(t) is 
zero and the final value is -10.133V.  After substitution, Equation (5-2) reduces to 
Equation (5-3). 
 
10.133V 185.185t 152t− = − +     (5-3) 
 
Solving for the trip time yields t≈305msec.  A similar analysis can be performed for 
additional values of continuous overload current.  Results are summarized in Table (5-1). 
 
Io ∆t 
21A 2.851 sec 
22A 0.924 sec 
23A 0.552 sec 
24A 0.393 sec 
30A 0.144 sec 
Table 5-1, Theoretical Over-load Circuit Trip Times. 
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   As just described, the op-amp in U3 (pins 15-17) was designed such that 
io/5 = 5V causes pin 17 to reach -10.133V in approximately 300msec.  This voltage trips 
comparator U7 high and causes U5B (latch) and U5D (fault summer, see Figure (5-11)) 
to go high.  This signal is sent directly to U3 pin 14 initiating a shutdown at pin 14.  This 
shutdown signal immediately disables the driver signal at pin 4 of U3, stopping buck 
chopper operation.   
  The startup circuitry depicted in Figure (5-11) allows the duty cycle to 
ramp up to its steady-state value from zero initial conditions.  When the controller is 
initially energized, U5A goes high due to a +15V pulse generated by the RC circuit at pin 
1 of OR gate U5A (RC circuit is made up of C501 and R501).  As a result, U5D goes high 
turning on Q1 (and disables the PWM chip).  With Q1 "on", capacitor C603 is effectively 
"shorted" making pin 3 of U6A≈0V preventing a reference signal from being generated.  
This action prevents a high duty cycle waveform from being generated during start-up, 
which, could result in large current and voltage oscillations possibly damaging the 
converter.  By resetting the over temperature push button on the front panel, Q1 is turned 
"off" and the reference voltage is allowed to "ramp-up".  Reference voltage is controlled 
from the front panel by adjusting the potentiometer and monitoring the front panel digital 
meter.  The reference voltage ramps up to its final set point through the action of the RC 
time constant set by R603 and C603 (τ = 1 sec).  U5C was not utilized in the design and 
was therefore grounded to prevent possible interference. 
  Over-temperature control was achieved by the use of a thermistor switch 
(see Appendix C), which is located directly above the IGBT (on the same heat sink).  
When the temperature exceeds 157 degrees Fahrenheit (70°C), the thermal switch pulls 
pin 1 of U5A high through J1CS-1.  This causes a shutdown and lights the TEMP LED 
on the front panel to warn the operator.  Note, once the temperature has decreased below 
157 degrees, the user must reset the LED by depressing the over temperature pushbutton 
on the front panel (see Figure (2-2), front panel).  Thermistor selection was based on the 
upper temperature parameter of the IGBT (85°C). 
  Both over-current time-out and thermal overload can be reset using the 
front panel.  However, if the protection circuitry in the "smart" IGBT driver board is 
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activated due to a fault condition, all input power must be removed from the converter 
and the control power must be cycled off and on to reset the card (no LED indication for 
this fault).  This condition was inadvertently tested at full voltage by mistakenly 
switching from a 25% load condition to a short-circuit load during transient testing.  The 





Figure 5-11, Protection and Startup Circuitry Stage. 
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4. IGBT Driver Board 
 
As previously discussed, the IGBT driver board utilized in this design was  
Commercial-Off-The-Shelf (COTS) Technology from SEMIKRON.  Detailed schematics 
and circuit operation are described in Appendix A.  The only modification to the driver 
board was to bridge the solder gap (J2).  When only one IGBT is to be gated, this is a 
recommended procedure. 
The output of U3-4, the gating signal, goes through fast recovery diode  
D304 directly to the IGBT driver card through J3DR-2 (see Figures (5-9) and (5-13)).  D304 
functions to pass only the positive portion of the signal leaving U3-4.  This signal is fed 
to the 14-pin connector pin 2 on the IGBT driver board.  The output of the driver board 
exits the 5-pin connector at pin five which connects directly to the gate of the IGBT. 
 
5. Miscellaneous Schematics 
 
Figures (5-12) through (5-15) illustrate the wiring for all connectors utilized in the 
design process.  Figure (5-12) pictures the BNC connectors located on top of the main 
circuit board.  These BNC connections were provided for operator convenience.  Each 
main circuit card BNC is connected directly to the front panel of the SSCM in order to 
allow monitoring of system variables, see Figure (2-2). 
 In the four schematics that follow, circuit interfaces are written next to the 
applicable pin number on the BNC or the fourteen-pin connector.  If connector pins are 
not used, the schematic will contain a note to indicate which pins.  The only connector 
schematics absent in this section are the pin layouts for the IGBT driver board.  Detailed 




Figure 5-12, BNC Connectors on Main Circuit Board. 
 
 
Figure 5-13, J3DR 14-Pin Connector on Main Circuit Board. 
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Figure 5-14, J1CS 14-Pin Connector on Main Circuit Board. 
 
 
Figure 5-15, J2FP 14-Pin Connector on Main Circuit Board 
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D. PHYSICAL COMPONENT LAYOUT 
 
 The purpose of this section is to provide pictures of the SSCM during the 
assembly stages.  Figure (5-16) depicts the assembled front and rear panels that were 
illustrated in Figures (2-2) and (2-4).  The 3A fuse is for protection of the 115Vac input 





Figure 5-16, SSCM Front and Rear Panel.  
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 In Figure (5-17), the placement of the heat sink, input filter, and power section is 
illustrated.  To ensure maximum airflow across the heat sink fins, two fans were placed in 
the enclosure.  The left-most fan pushes air into the unit while the right-most fan 
functions to force air across the fins and out the rear of the heat sink and unit.  The high 
heat generating components were placed on or near the heat sink (IGBT attached to the 
heat sink side, power section inductor placed in front of heat sink).  The input filter 
inductor produces minimal heat therefore its placement was not critical.  An aluminum 
central support was installed to enhance ruggedness and provide support for the input and 
output capacitors and for the mounting of the current sensor boards. 
   
Figure 5-17, Heat Sink, Input Filter and Power Section Placement. 
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 In Figure (5-18), the damping circuit is added to the input filter, the IGBT is 
installed onto the heat sink, the current sensor board platform is installed, and the 
platform brackets for the main circuit board are attached to the side of the cabinet.  The 
IGBT has additional components attached to it (MOV and 2.2µF high frequency 
capacitors depicted in Figure (5-2)).  Also illustrated, angled aluminum was placed along 
the perimeter of the SSCM to provide ruggedness and durability.    
 
 
Figure 5-18, Input Filter Dampening Circuit and IGBT Install. 
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 Figure (5-19) depicts the installation of the 115V/30V transformer, thermistor 
switch, and current sensor circuits.  The wiring for the transformer and current sensors 
are labeled.  Also pictured, the power section inductor is wired through the current sensor 
to the IGBT.  Care was taken to ensure the wire was placed in the center of the current 
sensor aperture.  The twisted pair wires from the current sensor boards feed J1CS (see 
Figure (5-2)).  The thermistor wire also feeds J1CS pin 1 as seen in Figure (5-11).  The 
transformer wiring is fed through the bottom of the main circuit board into J10AC.  
 
 











 Figure (5-20) illustrates the installation of the digital meters, LEDs, and 
temperature and current reset pushbuttons.  The 115V wiring comes in from the rear 
panel and connects to the on/off switch on the front panel.  From the switch, 115V is 
routed to the transformer.  In the upper right corner of Figure (5-20), elbows are attached 
to the BNC connectors to re-route the control signals (d(t), iL/5, io/5, Vin/100, and 
Vout/100) to provide sufficient clearance for the main circuit board install.  The BNC 
signal wires are routed underneath the main control board and connected to the main 
control board at connectors J4 through J8 as illustrated in Figure (5-12).  The 1kΩ 
potentiometer functions to adjust the duty cycle from the front panel and is seen in the 
center of Figure (5-20).  Also pictured, angled aluminum support is installed at the 
bottom of the SSCM to provide durability. 
 
 
Figure 5-20, Meter, LED, and Pushbutton Install. 
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 Figure (5-21) pictures the installation of the main circuit board and the IGBT 
driver board.  The other end of the elbow BNC connectors from Figure (5-20) are routed 
underneath the main control board and connected to the top of the main circuit board as 
seen in Figure (5-21).  This photo displays all connections to the main circuit board and 
IGBT driver board.  The main circuit board houses the buffer stage, control stage, PWM 
stage, user select switch, voltage divider network, and protection and start-up circuitry.  
All connectors and circuits have been discussed and their detailed schematics provided in 
Chapter V.  Table (5-1) summarizes of the connectors and circuits in the SSCM and 
provides the applicable figure number(s). 
 
 






Connector/s or Circuit Figure Number(s) 
J1CS 5-2, 5-4, 5-6, 5-11, 5-14 
J9VS 5-1, 5-3,  
J2FP 5-10, 5-11, 5-15 
J4-J8 5-6, 5-12 
J3DR 5-8, 5-11, 5-13 
J10AC 5-5 
Voltage Sensing Circuit  5-1, 5-3 
Current Sensing Circuit 5-2, 5-4 
Main Circuit Board Power Supply  5-5 
Buffer Stage 5-6 
Main Control Stage 5-7 
User Select Switch 5-8 
PWM Stage 5-9 
Protection and Start-up Circuitry 5-10, 5-11 




 The purpose of this chapter was to compile and document the detailed schematics 
of the final product.  Many schematics were contained in Chapters II-IV, but their 
purpose was mainly illustrative.  Although correct, previous chapter schematics did not 
contain all of the detail required to duplicate the SSCM fabrication at a future date.  In 
Chapter VI, detailed testing is documented to validate the SSCM operation. 
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 The purpose of this chapter is document all test results conducted on the SSCM.  




 Prior to final assembly, each of the following circuits were bread-boarded and 
tested: 
• Control circuit, 
• PWM circuit, 
• Protection and start-up circuitry. 
 The control circuit, discussed in Chapter IV, was simulated using the hardware-
in-the-loop capabilities of the dSPACE 1103 development system [24].  To test the 
control circuit, an average-value model of the converter was simulated in SIMULINK 
and the bread-boarded control circuit was interfaced with the dSPACE controller board.  
In dSPACE, Rload was placed on a slider (load was varied between 20Ω and 200Ω) and 
io/5, iL/5, and Vout/100 were outputted from dSPACE to the control board.  Vin/100 was 
simulated using a power supply set to 4V (simulated 400V reference).  Duty cycle was 
generated by the control board and fed back to dSPACE for display (see Appendix A).  
Rload was varied throughout its entire range to verify that the control board maintained a 
stable 0.8 duty cycle. 
 To test the PWM circuit, a power supply (supplying 8V to simulate a 0.8 duty 
cycle) was connected to the input of the PWM chip (U3 pin 11).  The PWM breadboard 
circuitry produced≈20.4kHz signal at pin 4 of U3, well within design specifications.  
Detailed procedures on dSPACE operation are offered in Appendix E.  Once each sub-





 The following tests were performed on the SSCM: 
• Full load (≈20Ω), 
• Minimum loading (≈200Ω), 
• Continuous mode, 
• Discontinuous mode, 
• Transient response, 
• Efficiency. 
 As previously mentioned, all test equipment was available in the NPS Power 
Systems lab.  Table (6-1) lists all equipment utilized in the testing phase and Figure (6-1) 
































2-Filter Capacitors 10,000 MFD 





























Fluke Meters 8060A Multimeter Fluke 8060A 
Oscilloscope 60MHz Tektronix 2212 






Figure 6-1, Test Circuit. 
 
 1. Full-Load Testing 
 
 Full-load testing was performed and the data recorded is presented in Table (6-2).  
The purpose of this test was to assure that the SSCM performed as designed at 
approximately full power for different commanded output voltages.   The circuit at the 
bottom right of Figure (6-1) provides RL≈20.2Ω (switch closed).  Prior to testing, the 
load banks measured at 195.2Ω and 22.5Ω, respectively, giving a total parallel 
combination of 20.2Ω. 
 The variac in Figure (6-1) was slowly raised from 0V to 500V.  Slight adjustment 
of the variac was required as Vout was incrementally increased from≈100V up to≈425V 
by adjusting the duty cycle (front panel potentiometer).  All testing commenced at 
Vout=100V and E=500V.  Table (6-2) lists all values recorded and the measured 
efficiency at each voltage level.    Observed efficiencies were as expected in that the 
IGBT was expected to dissipate≈100W at full power.  Switching losses in the IGBT and 
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conduction losses accounted for the efficiencies being less than ideal (100%).  Power loss 
observed in the full-load testing phase is listed in Table (6-3).  No significant heat 
(≈95°F) was generated in the power section inductor or the heat sink (was able to place 
hand on heat sink for the length of testing).  Voltages were measured across the IGBT 
collector-emitter (VCE) and currents were measured through the inductor (IL).  Five 
oscilloscope printouts were obtained at maximum loading (≈19.7Ω  measured) and are 
labeled Figures (6-2 through 6-6).    As indicated by the measured output voltage and 
current recorded in Table (6-2), the effective output load resistance ranged from 19.78Ω 
to 19.63Ω.    
 In Figures (6-2) through (6-4), the inductor is in the continuous conduction mode 
of operation (the inductor current IL does not go to zero) and all waveforms are as 
expected.  In Figures (6-5) and (6-6), at higher output power the charging and discharging 
of the inductor current is no longer linear.  This is an expected condition. As current is 
increased through the inductor, the effective permeability decreases in a nonlinear fashion 
as seen in the B-H curve in Appendix A.  From initial core design efforts, the expected 
worst decay in inductance from no-load to full-load is ≈50% reducing the 1mH inductor 
to ≈500µH.  Using Figure (6.2) (≈25% load) and Figure (6.5) (≈100% load), an 
estimate of the reduction in inductance can be made using Equation (6-1) with Vc = Vout, 





=  ∆       (6-1) 
 
  At 25% load ∆IL = 4.3A and at 100% load ∆IL = 9A which corresponds to 930µH 
and 440µH, respectively.  Considering the no-load case is 1mH, the degradation in 
inductance is 7% at 25% load and 56% at 100% load.  Thus, the theoretical analysis from 






















6-2 500.3 100.5 1.13 5.08 565.3 510.5 90.3 
6-3 500.0 200.0 4.24 10.14 2120.0 2028.0 95.6 
6-4 500.1 300.2 9.38 15.28 4690.9 4587.1 97.8 
6-5 500.2 400.3 16.52 20.39 8263.3 8162.12 98.7 
6-6 528.2 425.0 17.62 21.65 9306.9 9201.25 98.9 










6-2 565.3 510.5 54.8 
6-3 2120.0 2028.0 92.0 
6-4 4690.9 4587.1 103.8 
6-5 8263.3 8162.12 101.2 
6-6 9306.9 9201.25 105.6 







Figure 6-2, Voltage across the IGBT (VCE) and Current through the Inductor (IL) 
for one Switching Cycle with Vin = 500.3V, Vout = 100.5V and RLoad = 19.78Ω 













Figure 6-3, Voltage across the IGBT (VCE) and Current through the Inductor (IL) 
for one Switching Cycle with Vin = 500.0V, Vout = 200.0V and RLoad = 19.72Ω 
(measured at 20.2Ω with zero current). 
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Figure 6-4, Voltage across the IGBT (VCE) and Current through the Inductor (IL) 
for one switching cycle with Vin = 500.1V, Vout = 300.2V and RLoad = 19.65Ω 
(measured at 20.2Ω with zero current). 
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Figure 6-5, Voltage across the IGBT (VCE) and Current through the Inductor (IL) 
for one Switching Cycle with Vin = 500.2V, Vout = 400.3V and RLoad = 19.63Ω  
(measured at 20.2Ω with zero current). 
 99 
 
Figure 6-6, Voltage across the IGBT (VCE) and Current through the Inductor (IL) 
for one Switching Cycle with Vin = 528.2V.4, Vout = 425V and RLoad = 19.63Ω  
(measured at 20.2Ω with zero current). 
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2. Minimum-Load Testing 
 
 Minimum-load testing was performed and the data recorded is presented in Table 
(6-4).  As stated in the full-load test, the variac provided the input voltage at 500V. Vout 
was increased from ≈  100V up to ≈  400V by adjusting the duty cycle (front panel 
potentiometer).  Table (6-4) lists all values recorded and the measured efficiency at each 
voltage level.  Losses in the IGBT/diode package (conduction and switching losses) and 
power consumed in the inductor accounted for most of the losses causing efficiencies to 
be less than 100%.  The IGBT was the only component that produced any heat (only 
warm to the touch) all other components remained at essentially room temperature.  
Power loss observed in the testing phase is listed in Table (6-5).  For plotting purposes, 
voltages were measured across the IGBT collector-emitter (VCE) and currents were 
measured through the inductor (IL).  Five oscilloscope printouts were obtained at 
minimum loading (≈193Ω ) and are labeled Figures (6-7 through 6-11). 
 Because the converter was designed to operate in continuous conduction mode 
with a minimum load of RL = 200Ω at D = 0.8, much of this testing was done in the 
discontinuous mode as seen in Figures (6-7) through (6-9).  Figure (6-10) depicts the 
barely continuous mode while Figure (6-11), D = 0.8, shows the converter in its designed 
minimum load condition.  Figure (6-11) can be used to estimate the near no-load value of 
the main inductor at 1mH (where ∆I ≈  4A). 
 Of most interest though, is the minimally damped ≈175kHz oscillation (5.7µsec 
period) that appears in Figures (6-7) through (6-9).  This "ringing" between the main 
inductor and IGBT body capacitance is not destructive and is actually most useful in 
estimating the value of the IGBT body capacitance (CIGBT ≈  826pF close to the 
specification sheet of 720pF-900pF).  If a snubber had been used on the IGBT/diode, this 
ringing would have been eliminated at the cost of substantial higher converter losses.  
Since the ringing takes place only under discontinuous mode and never exceeds the IGBT 
or diode voltage or current specifications, it is simply an anomaly of the snubberless 




















6-7 500.1 100.3 0.14 0.52 70.01 52.16 74.5 
6-8 501.0 200.0 0.47 1.04 235.47 208.00 88.3 
6-9 500.4 300.5 1.00 1.56 500.40 468.78 93.7 
6-10 500.7 376.2 1.53 1.95 766.07 733.59 95.8 
6-11 500.8 400.1 1.72 2.07 861.38 828.21 96.1 










6-7 70.01 52.16 17.85 
6-8 235.47 208.00 27.47 
6-9 500.40 468.78 31.62 
6-10 766.07 733.59 32.48 
6-11 861.38 828.21 33.17 
Table 6-5, Power Loss in Converter. 
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Figure 6-7, Voltage across the IGBT (VCE) and Current through the Inductor (IL) 
for one Switching Cycle with Vin = 500.1V, Vout = 100.3V and RLoad  ≈  192.8Ω. 
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Figure 6-8, Voltage across the IGBT (VCE) and Current through the Inductor (IL) 
for one Switching Cycle with Vin = 501.0V, Vout = 200.0V and RLoad  ≈  192.8Ω. 
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Figure 6-9, Voltage across the IGBT (VCE) and Current through the Inductor (IL) 
for one Switching Cycle with Vin = 500.4V, Vout = 300.5V and RLoad  ≈  192.8Ω. 
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Figure 6-10, Voltage across the IGBT (VCE) and Current through the Inductor (IL) 
for one Switching Cycle with Vin = 500.7V, Vout = 376.2V and RLoad  ≈  192.8Ω. 
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Figure 6-11, Voltage across the IGBT (VCE) and Current through the Inductor (IL) 








3. Transient-Analysis Testing 
 
 The purpose of this section is to compare laboratory transient results with that of 
the SIMULINK transient results (Appendix B contains the MATLAB code and detailed 
SIMULINK model).   The transient test was setup as illustrated in Figure (6-12).  To 
ensure accuracy during testing, the actual loads used in the lab equaled the loads used in 
the simulation to within ± 0.21Ω.  
 
 
Figure 6-12, Transient Analysis Test Circuit. 
 
 Before starting the transient test, the two load conditions for transient analysis 
were documented in Table (6-6).  Once the test conditions were established, the load was 
switched from 76Ω to 20Ω to 76Ω while maintaining an output voltage of ≈  400V.  
Switching the load in this manner provided a 26.65% rated current flow at 76Ω and a 
100.15% rated current flow at 20.21Ω.  As can be observed in Figure (6-13), the output 
voltage transient is ≈ ± 3V for the simulation and ≈ ± 5V for the actual converter.  The 
waveform shapes reasonably match except for the inductor current step to full load.  The 
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much larger transient in the inductor is thought to be due to the more than 50% loss in 

















6-13 1 528.1 404.9 4.32 5.33 2158.12 75.96Ω 
6-13 2 472.5 404.9 17.84 20.03 8110.15 20.21Ω 
Table 6-6, Transient Analysis. 
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Part A Simulation Results 
 
Part B Experimental Results 
Figure 6-13, Voltage across the Capacitor (Vout) and Current through the Inductor 




 This chapter outlined the test results on the SSCM found in the laboratory and 
through simulation.  The following tests were conducted on the SSCM in the lab to verify 
proper operation: 
• over-current time-out, 
• over-temperature shutdown, 
• pulse-by-pulse current limiting, 
• full-load testing (complete duty cycle range), 
• minimum-load testing (complete duty cycle range), 
• pushbutton reset operation, 
• airflow through unit and heat generated (minimal), 
• transient analysis and, 
• discontinuous operation. 
In Chapter VII, conclusions and accomplishments in the design project are addressed as 
well as possible future work in this area. 
 111 
  VII.  CONCLUSIONS 
 
A. SUMMARY OF FINDINGS 
 
 This research documented the design and construction of an 8kW dc-dc converter.  
The converter will be placed into a larger testbed for a small-scale Integrated Power 
System (IPS) to be assembled by ESAC.  The key areas covered in the thesis are: 
• Detailed schematics, 
• Detailed component parts/manufactures lists, 
• MATLAB/SIMULINK detailed models, 
• Documented component selection, 
• Lab testing to validate design, 
• Rugged/dependable/durable design, 
• Easy access to unit for troubleshooting, 
• Monitoring and testing capability, 
• Lessons learned (throughout thesis), 
• Interface capable, 
• Multiple mode configurations. 
 The SSCM design process began with component selection for the SSCM power 
section.  Components were selected based on specifications provided by ESAC, available 
components, and theoretical calculations.  Chapter III detailed the component selection 
process while Chapter IV documented the design of the closed-loop control algorithm.  
Each circuit was independently built and tested prior to final assembly.  The dSPACE 
1103 controller board and development software was utilized to test the control and 
PWM circuitry and proved to be an invaluable tool for design.  A standard rack mount 
cabinet was used.  The SSCM was constructed to be rugged, transportable, accessible, 
and possess the required space to efficiently house all required components.  Digital 
pictures of each stage of the assembly were taken and recorded in Chapter V to assist in 
the construction and layout of future SSCM designs. 
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 During construction, a detailed SIMULINK model of the SSCM was developed to 
test the control system for stability and capture the transient response.  Once construction 
was completed, the SSCM was tested in the lab to ensure all protection circuitry 
functioned properly and that the SSCM met or exceeded all required system 
specifications.  
 
B. FUTURE WORK  
 
 With DCZEDS offering enhanced survivability and improved automation, 
continued research in dc-dc converters is vital for the future of naval ship electrical 
systems.  Many issues still must to be addressed in this design area.  Possible areas for 
future research include: 
• Electrical shielding of the SSCM to prevent switching noise interference, 
• Soft-switching units to increase SSCM efficiency, 
• The construction of a reduced-scale IPS at NPS to facilitate additional student 
thesis projects, 
• Further and much more detailed use of dSPACE as a design tool, 
• Construction of many SSCMs at different frequencies and power levels to 
compare efficiencies. 
 With IPS selected for DD-21, it is vital for research to continue in this area.  DC-
DC converters are an integral part of any DC distribution system and the Navy must 
continue with research in this area to ensure successful and reliable systems are delivered 
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APPENDIX B. MATLAB CODE 
 
 
A. BUCK CONVERTER 
 
The following MATLAB m-files were utilized in the design of the buck chopper. 
 
1. MATLAB M-file (BUCK_closeloop_bessel.m)  
 
This m-file is used to determine gains, required control circuit resistance, open 






% 100A IGBT's 
% Stable and continuous operation between 10% and 100% load 
% 
% This program calculates the required gains of the  
% control circuitry and evaluates the open and closed- 
% loop transfer function of the buck chopper.  User 
% inputs desired load resistance and program calculates 
% required gains, resistor components, step responses, and 
% bode plots. 
% 
% Written by; Brad L. Stallings 12-18-2000 








% Constants defined              
%********************************************************************** 
 
R=input('Input Load resistance ') 
T=1/20000;    % switching time 
E=500     % input voltage 
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d=400/E    % duty cycle 
L=1e-3    % output inductor size 
C=500e-6    % output capacitor size 








S=poly(poles)    % polynomial equation 
S1=S(1);    % coefficient one 
S2=S(2);    % coefficient two 
S3=S(3);    % coefficient three 
S4=S(4);    % coefficient four 
 
%********************************************************************** 
% Gain calculations                
%********************************************************************** 
 
hi=L/E*(S(2)-1/(R*C))  % current gain 
hv=((L*C)/E)*(S(3)-1/(L*C)) % voltage gain 
hn=(S(4)*L*C)/E   % integral gain 
 
%********************************************************************** 
% Solve for unknown resistor values for control circuit.              
%********************************************************************** 
 
R101=10000      % ohm see Figure (5-7) 
R102B=10000      % ohm 
R102C=10000      % ohm 
R106=10000      % ohm 
R108=10000      % ohm 
R109=10000      % ohm 
R110=10000      % ohm 
R112G=10000     % ohm 
C107=0.1e-6      % 0.1 micro farad 
R113B=150000     % ohm 
R114=(50*R113B)*hi    % ohm 
R113C=(R114)/(1000*C107*R106*hn)  % ohm 
r=1000*hv; 
r1=(R113B*R113C)/(R113B+R113C); 





% This section calculates the Transfer functions of Buck  
% Converter (both open and closed-loop and displays various plots.            
%********************************************************************** 
 
b1=1/(R*C);     % b1, b2, b3 defined     
       
b2=E/(L*C); 
b3=1/(L*C); 
n1=[b2*hv,b2*hn];    % numerator terms closed-loop 
d1=[1,b1+E/L*hi,b3+b2*hv,b2*hn];  % denominator terms closed-loop 
roots_1=roots(d1)    % roots of denominator closed-loop 




M=step(sys,.0055);    % step response for closed-loop 
 
figure (2) 
bode(sys);     % bode plot closed-loop   
      




% Function to verify poles obtained with the gains       
% computed match desired poles               
%********************************************************************** 
 
Am=[0 -1/L E/L;1/C -1/(R*C) 0; -hv/C (hi/L)+(hv/(R*C))-hn -hi*E/L] 
closed_loop_poles=eig(Am)   % verifies correct poles 
 
%********************************************************************** 
%The following code examines the open-loop response 
%********************************************************************** 
 
n2=[b2*hv,b2*hn];    % numerator terms open-loop 
d2=[1,b1+E/L*hi,b3,0];   % denominator terms open-loop 
roots_2=roots(d2)    % roots of denominator open-loop 
sysopen=tf(n2,d2)    % transfer function open-loop 
 
figure (3) 
bode(sysopen,{1,1e6});   % bode plot open-loop 
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% Stable/continuous operation between 10% and 100% load 
% 
% This program calculates the required inductance for the buck chopper 
%  power section. 
% 
% Written by; Brad L. Stallings 11-11-2000 








% Inputs Requested               
%********************************************************************** 
 
R=input('Input Load resistance in ohms ') 
T=input('Input Switching Time in seconds  ') 
E=input('Input Input Voltage in Volts   ') 
Vout=input('Input Desired Output Voltage in Volts  ') 
le=input('Input Mean length of Magnetic Path from Spec Sheet in cm   ') 
I=input('Input DC current through Inductor in Amps  ') 
L_1000=input('Input Inductance in mH for 1000 Turns from Spec sheet  ') 
Ae=input('Input Cross Sectional Area of Magnetic Path in cm squared from Spec Sheet  ') 
 
F=1/T      % Switching Frequency in hertz 
D=Vout/E      % Duty cycle, dimensionless 
Lcrit=((T*R)/2)*(1-D)   % Critical inductance in henries 
L=10*Lcrit     % Desired inductance in henries 
N=1000*(sqrt(L/L_1000))   % Required number of turns, dimensionless 
H=(0.4*pi*N*I)/le    % Magnetizing force in Oersteds 
Bmax=(E/(sqrt(2))*1e8*(1-D))/(N*Ae*F*2) % Flux density in Gausses 
u=(L*le)/(4*pi*Ae*N^2)*1e9 % Calculated Permeability 
%( L is in nanohenries) 
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3. MATLAB M-files (Cap_1.m, Cap_2.m Cap_3.m, Plott_x.m)  
 
 The following detailed SIMULINK model and four m-files were utilized to 
investigate the output voltage and inductor current responses.  The following steps are 
utilized to obtain the desired results and all steps must be conducted in the order listed: 
• user defines the test capacitor size in the Cap_1.m file, 
• execute Cap_1.m file,  
• execute detailed model,  
• execute Cap_2.m file, 
• execute detailed model, 
• execute Cap_3.m file, 
• execute detailed model, 
• execute Plott_x.m. 
  To access the files above, go under desktop "Thesis" and then to MATLAB files.  
This project performed several runs for a multitude of capacitor values.  Chapter III 
offered only two runs in order to give the user a visual on how the value of the output 
capacitance can greatly influence system performance.  A time step of 1E-6 must be 
selected in order to portray information accurately. 
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Figure B-1, SIMULINK Detailed Model of Buck Converter. 
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% M-files Cap_1.m, Cap_2.m, and Cap_3.m were written to calculate 
% required output capacitance for the SSCM.  The program steps load 
% resistance from 10% to 100% and back to 10%.  Cap_1.m is executed  
% first, the integrator values that remain at the end of Cap_1.m are 
% applied as the initial conditions for Cap_2.m.  The integrator  
% values at the end of Cap_2.m are applied as the initial conditions  
% to the integrators to Cap_3.m.  After the simulation is is complete, 
% Plott_x.m is executed to provide capacitor voltage and inductor  
% current plots. 
% 
% Determining SSCM Circuit Parameters, 8kW SSCM  
% 
% Written by: Dr. Bob Ashton Naval Postgraduate School and modified  
% by Brad Stallings 
% Last Mod: March 2001 
%********************************************************************** 
 
clear all;  
 
T=1/20000;    % switching time 
E=500     % input voltage 
d=400.0/E    % duty cycle 
L=1e-3    % output inductor size 
C=500e-6    % output capacitor size 




Rn=200.0;    % load resistance initial  
R=Rn/rxstart    % load resistance 




% Desired pole specification (bessel) 
%********************************************************************** 
 
poles=w*[-0.7455+j*0.7112,-0.7455-j*0.7112,-0.9420]; %Bessel pole locations 
S=poly(poles)    % polynomial equation 
S1=S(1);    % coefficient one 
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S2=S(2);    % coefficient two 
S3=S(3);    % coefficient three 
S4=S(4);    % coefficient four 
 
%********************************************************************** 
% Gain calculations      
%********************************************************************** 
 
hi=L/E*(S(2)-1/(R*C))  % current gain 
hv=((L*C)/E)*(S(3)-1/(L*C)) % voltage gain 
hn=(S(4)*L*C)/E   % integral gain 
 
%********************************************************************** 
% Function to verify poles obtained with gains, match the 
% desired poles. 
%********************************************************************** 
 
Am=[0               -1/L                           E/L 
        1/C              -1/(R*C)                0 
        (-hv/C+hi/R/C)  (hi/L+hv/R/C-hi/R/R/C-hn)  (-hi*E/L)]; 
 
syspole = eig(Am)/2/pi  % check for correct poles 
 
vcsd=d*E;    % desired SSCM output voltage 
vciv=0.0;    % initial vcs integrator value 
iliv=0.0;    % initial il integrator value 
hnintiv=0.0;    % initial hn integrator value 
tstart=0.0;    % simulation start time 
tstop=0.2;    % simulation stop time 
hnint=0.0;    % initial integrator value 
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% Parameter variation file for step change analysis. 
% New SSCM Parameters 
% 
% Written by: Dr. Bob Ashton Naval Postgraduate School and modified  
% by Brad Stallings 
% Last Mod: April 2001 
%********************************************************************** 
 
R=Rn/rxhigh;   % load resistor 
 
%********************************************************************** 
% Update initial conditions for integrators (leave these alone). 
%********************************************************************** 
 
vciv=vcs(length(time)); % new integrator initial condition 
iliv=ils(length(time));  % new integrator initial condition 
hnintiv=hnint(length(time)); % new integrator initial condition 
 
%********************************************************************** 








% New simulation start and stop times (change as desired). 
%********************************************************************** 
 
tstart=tstop;   % new start time  
tstop=tstop + 0.03;  % new stop time 
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% Parameter variation file for step change analysis. 
% 
% Written by: Dr. Bob Ashton Naval Postgraduate School and modified  
% by Brad Stallings 
% Last Mod: April 2001 
%********************************************************************** 
 
R=Rn*rxlow;   % change load resistance  
 
%********************************************************************** 
% Update initial conditions for integrators (leave these alone). 
%********************************************************************** 
 
vciv=vcs(length(time)); % new integrator initial conditions 
iliv=ils(length(time));  % new integrator initial conditions 
 
%********************************************************************** 








% New simulation start and stop times (change as desired). 
%********************************************************************** 
 
tstart=tstop;   % new start time 
tstop=tstop + 0.03;  % new stop time 
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d. MATLAB M-file (Plott_x.m) 
 
%****************************************************************** 
% Plott_x.m  
%  
% Multi-loop plot file for step responses. 
% Run this file after Cap_1.m, Cap_2.m, and Cap_3.m are executed. 
% 
% Written by: Dr Bob Ashton, modified by Brad Stallings 
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APPENDIX C.   PARTS LIST 
 
A. BUCK CHOPPER PARTS LIST 
 











Semikron $177.70 EA 4-6 weeks 
1-IGBT Driver Board 
SKI-10/17 
Semikron $51.25 EA 10 days 
1-60µ Toroid 
A-125112-2 
Group Arnold $127.86 EA 7 weeks 
1-147µ Toroid 
A-158304-2 
Group Arnold $175.04 EA 7 weeks 
1-18-Pin PWM chip 
296-2508-5-ND 
Digikey 
(Verify it is not surface 
mounted) 
$5.28 EA 6 weeks 
2-CLN-50 Current 
Sensor CLN-50 
Allied Electronics Inc.  
(Made by F.W. Bell) 








Allied Electronics Inc. 
(Made by Mallory 
$19.41 EA 10 weeks 
2-Iso-Amplifier 
(AD-215) 630-8042 
Allied Electronics Inc. 
(Made by Analog Device) 





Manufacturer Cost Unit of 
Issue 
Lead Time 
1-Low Power AC-DC 
Switches 92F5324 
Newark $50.00 EA 2 weeks 
1-Rack Mount Chassis 
(17"x19"x10.5") 
90F6954 
Newark $92.26 EA 2 weeks 
 
B. CONTROL CARD PARTS LIST 
 
Part Description/Value Number Required 
Resistor 10kΩ * 9 
Resistor 55kΩ 1 
Resistor 4.7kΩ 1 
Resistor 150kΩ 1 
Resistor 20kΩ 1 
Zener Diode 1N827 or 1N5234/6.2V 2 
Capacitor 0.1µF (50Vdc) 3 
Op-Amp LF347 quad op-amp 1 
Jumper Wire 1 










C. PROTECTION CIRCUITRY PARTS LIST 
 
Part Description/Value Number Required 
Resistor 4.7kΩ * 1 
Resistor 10kΩ 8 
Resistor 27kΩ 1 
Resistor 100kΩ 1 
Resistor 20kΩ 1 
Resistor 30kΩ 3 
Resistor 100kΩ 1 
Resistor 300Ω 1 
Resistor 4.3kΩ 1 
Capacitor 0.47µF (50Vdc) 1 
Capacitor 0.1µF (50Vdc) 5 
Capacitor 1.0µF (50Vdc) 1 
Capacitor/electrolytic 10.0µF (25Vdc) 1 
Gate CD4071/quad OR gate 1 
OP-Amp MC1458 1 
Transistor 2N2222A 3 











D. PWM CIRCUIT PARTS LIST 
 
Part Description/Value Number Required 
Resistor 470Ω * 1 
Resistor 4.7kΩ 1 
Resistor 1.8kΩ 1 
Resistor 9.1kΩ 1 
Resistor 27kΩ 1 
Resistor 13kΩ 1 
Resistor 5.6kΩ 1 
Capacitor 0.047µF (50Vdc) 1 
Capacitor 0.47µF (50Vdc) 2 
Capacitor 0.1µF (50Vdc) 2 
Capacitor 2200pF (50Vdc) 1 
Capacitor 1.0µF (50Vdc) 1 
Capacitor 0.22µF (50Vdc) 1 
Zener Diode 1N5240B/10V 2 
Diode 1N4148 2 
PWM Chip UC3637 or UC1637 1 
* All resistors are 1/4 watt 
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E. POWER SUPPLIES 
 
Part Description/Value Number Required 
Capacitor (electrolytic) 2200 µF (50Vdc) 4 
Capacitor (ceramic) 0.1 µF, (25Vdc) 2 
Diode (line frequency) 1N4003 4 
Voltage regulator LM 7815 (+15V) 1 
Voltage regulator LM 7915 (-15V) 1 
Transformer 36 Vct, 1Amp 1 
 
F. VOLTAGE SENSING CIRCUIT 
 
Part Description/Value Number Required 
Resistor 2.7kΩ, 2W 2 
Zener Diode 1N5240B/10V 2 
 
G. CURRENT SENSOR BOARDS PARTS LIST 
 
Part Description/Value Number Required 
Resistor 200Ω, 1/4W 2 
Current sensor CL-50 2 










H. BUFFER STAGE 
 
Part Description/Value Number Required 
Resistor 3.6kΩ, 1/4W 4 
Capacitor 2200pF (50Vdc) 4 
Capacitor 0.1µF (50Vdc) 2 
Op-Amp LF324/quad op-amp 1 
Jumper wire 1 
 
I. FRONT/REAR PANEL PARTS LIST 
 
Part Description/Value Number Required 
Fuse Holder 125V-3A 1 
Fuse Holder 600V-30A 1 
Fan Cover 4.7" Globe Accessories 2 
Range Plug 250V-30A 1 
Plug Male 115V-1A 1 
Front Panel Meters 20V/2mA 2 
Light Emitting Diode 1mA 4 
BNC Connectors 75Ω 5 




Part Description/Value Number Required 
Power Supply 
(For digital meters) 
5V Part #(48818) 
manufacturer (KEPCO) 
1 
Thermistor Switch 70°C/15V Part #(317-1019-
ND) from Digikey 
1 
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APPENDIX D.   EASYTRAX LAYOUTS/DATA 
 
A. ANALOG CONTROLLER PRINTED CIRCUIT BOARD DATA 
 
 This section is divided into a component parts listing, an EASYTRAX PCB 
netlist, and a Printed Circuit Board (PCB) and sensor board component overlay. 
 

























































































































































































































































































































































































































































































































































































































































































































































































Figure D-1, PCB Layout.
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Figure D-2, Current Sensor Board Overlay.
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 APPENDIX E.   dSPACE PROCEDURES 
 
The SIMULINK model is created first, using the general math blocks from the 
SIMULINK library.  Each functional block will be discussed.  The following figure  
shows the software-only simulation structure. 
Figure E-1. 
 
 The Controller Average and BuckChopperAverage subsystem blocks have been 
uniquely derived and can be found in the SIMULINK signals and systems library.  
Double-clicking on the subsystem block exposes its contents.  The following figure 




The input and output bubbles are found in the SIMULINK signals and systems 
library.  They are used to create the higher-level input and output connections.  The 




 This is the state-space-averaged mathematical model for the buck chopper and 
utilizes the averaged inductor current and the averaged output capacitor voltage as state 
variables.  The following figure shows the same system with a dSPACE PWM output 




 This model allows the evaluation of the PWM output waveform without 
connecting hardware.  For further interfacing, the following models were created to 











 The ADC and DAC blocks are found in the SIMULINK dSPACE library.  The  
input ADC can accept a signal ranging from 0 to 10 volts from the hardware controller.  
The dSPACE ADC will automatically scale the signal by 0.1.  Since a 0 to 1 volt input is 
required for the duty cycle, an additional scaling gain was not required.  On the output, 
the dSPACE ADC automatically scales the signal by 10.0.  Hence, a 0.10 gain block was 
added to each output to maintain proper scaling.  The other gain scaling blocks are due to 
the actual model.  The numbers on each of the ADC/DAC blocks correspond to the 
dSPACE i/o board.  The C17 corresponds to ADCH17.  The C1, C2, and C3 refer to 





 This model connects a hardware buck chopper to a software controller.  The 
output from the software is a duty cycle to be fed into a PWM chip, which is then fed into 




 The model above only differs from the previous model in that the PWM signal is 
generated in software as opposed to hardware.  As a result, the output from this model is 
a PWM waveform. 
 Once the model was built in SIMULINK, it was necessary to transform the model 
into a dSPACE readable file.  First the component values (used in all previous models) 





The next step was to compile the model in SIMULINK.  The following figures 




The first step is to select the simulation menu and open the parameters option.  




 At this point the user can enter the simulation parameters.  A time step of 1e-5 
was selected (smaller values were not possible) and the Runge-Kutta Fixed-step 






 The next step is to compile the SIMULINK model.  In this step rti1103.tlc is 
entered for the target file, rti1103.tmt is entered for the template make file, and make_rti 
for the make command.  The next step is to click the build button, bringing up the screen 












Once the model has been built for dSPACE, it needs to be loaded into dSPACE.  




 Once dSPACE is open, it is necessary to activate the navigator.  The following 




 Once the navigator has been activated, it is necessary to click on the Hardware 






 The file, which now has a .ppc extension on it, must be dragged to the ds1103 




 Answer this question by clicking yes.  The following figure displays the next 




 The navigator windows have been closed in this figure.  The model that was built 
will be shown on the fourth tab at the bottom of the white space.  At this point, it is time 
to either create a layout file or open an existing one.  Initially the steps for opening an 
existing layout file will be documented.  As the next figure shows, the first step to open 
an existing layout file is to go to the file menu and click open, then highlight layout 
selection.  This will display a list of the layout files that have been created.  The layout 










 This layout screen shows four gauges and a slider.  The gauges show specific 
outputs and the slider controls an input.  In order to make a gauge or slider link to the 
model, it is necessary to drop the desired input/output onto the gauge or slider display.  




 The fourth gauge will be linked once the highlighted duty cycle element is placed 
on the gauge itself.  Once all the gauges and the slider are linked to the model, the screen 
will appear as it does in the following figure. 
 Now we are ready to activate the hardware connection.  Once the i/o board is 
properly hooked up, the hardware connection needs to be refreshed.  The following figure 
shows that under the hardware menu, select the initialization option, and then choose 




Next it is time to load the application.  The following figure shows that the load 




Once the Load Application has been selected, the following screen will appear as 






The BkSysPWM.ppc application is selected.  Next, activate animation mode.  This 




 Once animation mode is selected, the hardware is energized.  The following 





 The above figure shows the slider at about 73.  This corresponds to a load 
resistance of 73 Ohms.  The duty cycle gauge is at 0.8, the output voltage gauge is at 400 
Volts, the inductor current gauge is just over 5 Amps, and the load current is just over 5 
Amps.  From this screen the load resistance is adjusted real-time by moving the slider bar 
up and down. 
 Once a particular simulation is completed, it is necessary to deactivate the desktop 
and stop the real-time application.  The following figure shows that the edit mode 
selection is under the instrumentation menu. 
 After edit mode has been selected, the hardware menu is accessed, the application 
submenu selected, and then the stop real-time processor tab is picked.  The figure that 








 The next set of figures show how to build a layout from scratch.  The first step is 









 Now it is time to select the control desk input and output displays.  First select a 
gauge from the right side of the desktop.  Double-click on the display desired, then move 
the cursor to the place on the desktop where the left top corner of the display is desired.  
Next, click the mouse button and then drag down and to the right to change the size of the 




 A slider may be added by following the same procedure as for the gauge.  The 




 In order to change the display options for the slider gauge, the user must double 
click on the slider.  The following figure illustrates the options that are displayed when 






Upon the completion of dSPACE troubleshooting, the dSPACE model was 




Next the load resistance was set to 20 Ohms and the model executed.  The 







 Finally, the resistance was set to 40 Ohms and the model executed.  The figure on 




 The dSPACE controller board is fully described in Reference [24].  When 
hooking up dSPACE to hardware, ensure the control signals are powered up first then 
power can be applied to the control circuitry. 
In summary, dSPACE has facilitated the testing of a hardware controller prior to 
the completion of the buck chopper power section.  A SIMULINK model was created for 
a buck chopper and then compiled to run in dSPACE.  The dSPACE environment was 
then entered and a control desk created to enable the control of load resistance of our 
model.  Once the dSPACE buck chopper was interfaced with the hardware controller, via 
the dSPACE i/o board, the stability of the controller was accessed.  As the above results 
show, the controller is stable between 20 and 200 Ohms of load resistance.  It outputs 400 
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